Gentner; Thomas
Patent Applications and Registrations
Patent applications and USPTO patent grants for Gentner; Thomas.The latest application filed is for "integrated circuit with optical tunnel".
- Gentner; Thomas - Boeblingen DE
| Patent | Date |
|---|---|
| Integrated circuit with optical tunnel Grant 11,239,152 - Torreiter , et al. February 1, 2 | 2022-02-01 |
| Continuous mutual extended processor self-test Grant 11,074,147 - Bergmann , et al. July 27, 2 | 2021-07-27 |
| Integrated Circuit With Optical Tunnel App 20210066183 - Torreiter; Otto Andreas ; et al. | 2021-03-04 |
| ATE compatible high-efficient functional test Grant 10,768,232 - Gentner , et al. Sep | 2020-09-08 |
| Constrained pseudorandom test pattern for in-system logic built-in self-test Grant 10,746,790 - Cook Lobo , et al. A | 2020-08-18 |
| Functional testing of high-speed serial links Grant 10,684,930 - Eckert , et al. | 2020-06-16 |
| Continuous Mutual Extended Processor Self-test App 20200174901 - Bergmann; Tobias Ulrich ; et al. | 2020-06-04 |
| Functional Testing Of High-speed Serial Links App 20190163596 - Eckert; Martin ; et al. | 2019-05-30 |
| On-chip hardware-controlled window strobing Grant 10,288,684 - Gentner , et al. | 2019-05-14 |
| On-chip hardware-controlled window strobing Grant 10,281,527 - Gentner , et al. | 2019-05-07 |
| Ate Compatible High-efficient Functional Test App 20190018061 - Gentner; Thomas ; et al. | 2019-01-17 |
| On-chip Hardware-controlled Window Strobing App 20180364308 - Gentner; Thomas ; et al. | 2018-12-20 |
| On-chip Hardware-controlled Window Strobing App 20180364309 - Gentner; Thomas ; et al. | 2018-12-20 |
| Layout effect characterization for integrated circuits Grant 10,114,914 - Eckert , et al. October 30, 2 | 2018-10-30 |
| Layout Effect Characterization For Integrated Circuits App 20180107771 - Eckert; Martin ; et al. | 2018-04-19 |
| Layout effect characterization for integrated circuits Grant 9,904,748 - Eckert , et al. February 27, 2 | 2018-02-27 |
| Layout effect characterization for integrated circuits Grant 9,740,813 - Eckert , et al. August 22, 2 | 2017-08-22 |
| Testing an integrated circuit Grant 9,354,275 - Akdemir , et al. May 31, 2 | 2016-05-31 |
| Integrated circuit failure prediction using clock duty cycle recording and analysis Grant 9,319,030 - Gentner , et al. April 19, 2 | 2016-04-19 |
| Integrated Circuit Failure Prediction Using Clock Duty Cycle Recording And Analysis App 20150171835 - Gentner; Thomas ; et al. | 2015-06-18 |
| Testing An Integrated Circuit App 20140351664 - Akdemir; Birol ; et al. | 2014-11-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 