Geng; Jia

Patent Applications and Registrations

Patent applications and USPTO patent grants for Geng; Jia.The latest application filed is for "transmembrane nanopore with nucleic acid unwinding function and its construction methods and applications".

Company Profile

1.6.8

Geng; Jia - Henan CN
Geng; Jia - Springfield MA
GENG; Jia - Chengdu CN
Geng; Jia - Ruzhou Henan
Geng; Jia - Beijing CN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Nanotube trans-membrane channels mimicking biological porins Grant 11,439,708 - Noy , et al. September 13, 2	2022-09-13
Systems and methods for aggregating and displaying data from multiple data sources Grant 11,256,659 - Gu , et al. February 22, 2	2022-02-22
Transmembrane Nanopore With Nucleic Acid Unwinding Function And Its Construction Methods And Applications App 20190383790 - GENG; Jia ; et al.	2019-12-19
Nanotube Trans-membrane Channels Mimicking Biological Porins App 20170304447 - Noy; Aleksandr ; et al.	2017-10-26
Extensible configurable FPGA storage structure and FPGA device Grant 9,754,644 - Wang , et al. September 5, 2	2017-09-05
Configuration structure and method of a block memory Grant 9,727,415 - Geng , et al. August 8, 2	2017-08-08
Carry-skip one-bit full adder and FPGA device Grant 9,590,633 - Fan , et al. March 7, 2	2017-03-07
Structure of multi-mode supported and configurable six-input LUT, and FPGA device Grant 9,584,128 - Fan , et al. February 28, 2	2017-02-28
Configuration Structure And Method Of A Block Memory App 20160364290 - GENG; Jia ; et al.	2016-12-15
Carry-skip One-bit Full Adder And Fpga Device App 20160344391 - FAN; Ping ; et al.	2016-11-24
Simulation Verification Method For Fpga Function Modules And System Thereof App 20160320451 - WANG; Yuanpeng ; et al.	2016-11-03
Extensible Configurable Fpga Storage Structure And Fpga Device App 20160322084 - WANG; Yuanpeng ; et al.	2016-11-03
An Extensible And Configurable Logic Element, And An Fpga Device App 20160315620 - FAN; Ping ; et al.	2016-10-27
Structure Of Multi-mode Supported And Configurable Six-input Lut, And Fpga Device App 20160315619 - FAN; Ping ; et al.	2016-10-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.