Geiss; Peter J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Geiss; Peter J..The latest application filed is for "methods of base formation in a bicmos process".

Company Profile

0.20.15

Geiss; Peter J. - Underhill VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structure Grant 7,777,302 - Geiss , et al. August 17, 2	2010-08-17
Methods of base formation in a BiCOMS process Grant 7,696,034 - Geiss , et al. April 13, 2	2010-04-13
Method of base formation in a BiCMOS process Grant 7,625,792 - Geiss , et al. December 1, 2	2009-12-01
Method of fabrication for SiGe heterojunction bipolar transistor (HBT) Grant 7,538,004 - Geiss , et al. May 26, 2	2009-05-26
Method of collector formation in BiCMOS technology Grant 7,491,985 - Geiss , et al. February 17, 2	2009-02-17
METHODS OF BASE FORMATION IN A BiCMOS PROCESS App 20080268604 - Geiss; Peter J. ; et al.	2008-10-30
Methods of base formation in a BiCMOS process Grant 7,390,721 - Geiss , et al. June 24, 2	2008-06-24
Sige Heterojunction Bipolar Transistor (hbt) And Method Of Fabrication App 20080124882 - Geiss; Peter J. ; et al.	2008-05-29
SiGe heterojunction bipolar transistor (HBT) Grant 7,317,215 - Geiss , et al. January 8, 2	2008-01-08
Method Of Controlling Grain Size In A Polysilicon Layer And In Semiconductor Devices Having Polysilicon Structure App 20070284694 - Geiss; Peter J. ; et al.	2007-12-13
Method of Base Formation in a Bicmos Process App 20070207567 - Geiss; Peter J. ; et al.	2007-09-06
Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structures Grant 7,247,924 - Geiss , et al. July 24, 2	2007-07-24
Method of collector formation in BiCMOS technology App 20060124964 - Geiss; Peter J. ; et al.	2006-06-15
SiGe HETEROJUNCTION BIPOLAR TRANSISTOR (HBT) AND METHOD OF FABRICATION App 20060060887 - Geiss; Peter J. ; et al.	2006-03-23
Method of collector formation in BiCMOS technology Grant 7,002,190 - Geiss , et al. February 21, 2	2006-02-21
Methods of base formation in a BiCMOS process App 20060017066 - Geiss; Peter J. ; et al.	2006-01-26
Silicon dioxide removing method Grant 6,967,167 - Geiss , et al. November 22, 2	2005-11-22
Method of base formation in a BiCMOS process Grant 6,965,133 - Geiss , et al. November 15, 2	2005-11-15
Method Of Base Formation In A Bicmos Process App 20050199908 - Geiss, Peter J. ; et al.	2005-09-15
STI pull-down to control SiGe facet growth Grant 6,936,509 - Coolbaugh , et al. August 30, 2	2005-08-30
Method of base formation in a BiCMOS process Grant 6,911,681 - Geiss , et al. June 28, 2	2005-06-28
Structure and method for formation of a bipolar resistor App 20050095787 - Ballantine, Arne W. ; et al.	2005-05-05
Silicon Dioxide Removing Method App 20050070101 - Geiss, Peter J. ; et al.	2005-03-31
Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structures App 20040084754 - Geiss, Peter J. ; et al.	2004-05-06
Sti pull-down to control SiGe facet growth App 20040063273 - Coolbaugh, Douglas Duane ; et al.	2004-04-01
Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structures Grant 6,682,992 - Geiss , et al. January 27, 2	2004-01-27
Sti pull-down to control SiGe facet growth Grant 6,674,102 - Coolbaugh , et al. January 6, 2	2004-01-06
Structure and method for formation of a blocked silicide resistor Grant 6,660,664 - Adkisson , et al. December 9, 2	2003-12-09
Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicone structures App 20030216013 - Geiss, Peter J. ; et al.	2003-11-20
Method for epitaxial bipolar BiCMOS Grant 6,448,124 - Coolbaugh , et al. September 10, 2	2002-09-10
Sti pull-down to control SiGe facet growth App 20020096693 - Coolbaugh, Douglas Duane ; et al.	2002-07-25
Method For Epitaxial Bipolar Bicmos App 20020076874 - COOLBAUGH, DOUGLAS D. ; et al.	2002-06-20
Porous silicon trench and capacitor structures Grant 5,635,419 - Geiss , et al. June 3, 1	1997-06-03
Porous silicon trench and capacitor structures Grant 5,508,542 - Geiss , et al. April 16, 1	1996-04-16
Method of making epitaxial cobalt silicide using a thin metal underlayer Grant 5,356,837 - Geiss , et al. October 18, 1	1994-10-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.