GE; Shaoping

Patent Applications and Registrations

Patent applications and USPTO patent grants for GE; Shaoping.The latest application filed is for "voltage aware circuit for dual voltage domain signals".

Company Profile

0.10.10

GE; Shaoping - Cary NC
Ge; Shaoping - Raleigh NC
Ge; Shaoping - Morrisville NC
Ge; Shaoping - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Voltage Aware Circuit For Dual Voltage Domain Signals App 20180152176 - GE; Shaoping ; et al.	2018-05-31
Write bitline driver for a dual voltage domain Grant 9,911,472 - Ge , et al. March 6, 2	2018-03-06
Dynamic voltage level shifters employing pulse generation circuits, and related systems and methods Grant 9,608,637 - Chai , et al. March 28, 2	2017-03-28
Dynamic Voltage Level Shifters Employing Pulse Generation Circuits, And Related Systems And Methods App 20170047930 - Chai; Chiaming ; et al.	2017-02-16
Redirecting data from a defective data entry in memory to a redundant data entry prior to data access, and related systems and methods Grant 9,442,675 - Chai , et al. September 13, 2	2016-09-13
Mimicking multi-voltage domain wordline decoding logic for a memory array Grant 9,196,330 - Ge , et al. November 24, 2	2015-11-24
Pre-charging bitlines in a static random access memory (SRAM) prior to data access for reducing leakage power, and related systems and methods Grant 9,007,817 - Chai , et al. April 14, 2	2015-04-14
Redirecting Data From A Defective Data Entry In Memory To A Redundant Data Entry Prior To Data Access, And Related Systems And Methods App 20140337573 - Chai; Chiaming ; et al.	2014-11-13
Pre-charging Bitlines In A Static Random Access Memory (sram) Prior To Data Access For Reducing Leakage Power, And Related Systems And Methods App 20140328113 - Chai; Chiaming ; et al.	2014-11-06
Pulse clock generation logic with built-in level shifter and programmable rising edge and pulse width Grant 8,638,153 - Ge , et al. January 28, 2	2014-01-28
Pulse Clock Generation Logic with Built-in Level Shifter and Programmable Rising Edge and Pulse Width App 20130257498 - Ge; Shaoping ; et al.	2013-10-03
Mimicking Multi-Voltage Domain Wordline Decoding Logic for a Memory Array App 20130182514 - Ge; Shaoping ; et al.	2013-07-18
Logic state catching circuits Grant 7,564,266 - Ge , et al. July 21, 2	2009-07-21
Logic State Catching Circuits App 20080315919 - Ge; Shaoping ; et al.	2008-12-25
Clock frequency multiplier Grant 6,815,991 - Yee , et al. November 9, 2	2004-11-09
Clock frequency multiplier App 20040135607 - Yee, Gin S. ; et al.	2004-07-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.