Ge; Chung-Hu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ge; Chung-Hu.The latest application filed is for "isolation structure for strained channel transistors".

Company Profile

0.15.16

Ge; Chung-Hu - Taipei TW
Ge; Chung-Hu - Taiwei TW
Ge; Chung-Hu - Taipei Hsien TW
Ge; Chung-Hu - Hsin-Chu TW
Ge, Chung-Hu - Hsintien City TW
Ge, Chung-Hu - Hsin-Chu City TW
Ge, Chung-Hu - Hsinchu TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Isolation structure for strained channel transistors Grant 8,569,146 - Ko , et al. October 29, 2	2013-10-29
Isolation Structure For Strained Channel Transistors App 20110117724 - KO; Chih-Hsin ; et al.	2011-05-19
Semiconductor structure having a strained region and a method of fabricating same Grant 7,495,267 - Lee , et al. February 24, 2	2009-02-24
Silicide/semiconductor structure and method of fabrication Grant 7,453,133 - Lee , et al. November 18, 2	2008-11-18
Strained silicon MOS devices Grant 7,342,289 - Huang , et al. March 11, 2	2008-03-11
Offset spacer formation for strained channel CMOS transistor Grant 7,321,155 - Ko , et al. January 22, 2	2008-01-22
Isolation structure for strained channel transistors App 20070161206 - Ko; Chih-Hsin ; et al.	2007-07-12
Method For Fabricating Reliable Semiconductor Structure App 20070099402 - Tseng; Horng-Huei ; et al.	2007-05-03
Strained silicon structure Grant 7,208,754 - Ge , et al. April 24, 2	2007-04-24
Heterostructure resistor and method of forming the same Grant 7,183,593 - Yeo , et al. February 27, 2	2007-02-27
Novel CMOS device App 20060138557 - Huang; Chien-Chao ; et al.	2006-06-29
Semiconductor structure having a strained region and a method of fabricating same Grant 7,045,836 - Lee , et al. May 16, 2	2006-05-16
Strained channel on insulator device Grant 7,029,994 - Ge , et al. April 18, 2	2006-04-18
CMOS device Grant 7,022,561 - Huang , et al. April 4, 2	2006-04-04
Isolation structure for strained channel transistors App 20050285140 - Ko, Chih-Hsin ; et al.	2005-12-29
Isolation structure with nitrogen-containing liner and methods of manufacture Grant 6,974,755 - Ko , et al. December 13, 2	2005-12-13
Offset spacer formation for strained channel CMOS transistor App 20050247986 - Ko, Chih-Hsin ; et al.	2005-11-10
Reliable semiconductor structure and method for fabricating App 20050236616 - Tseng, Horng-Huei ; et al.	2005-10-27
Strained silicon layer semiconductor product employing strained insulator layer Grant 6,924,181 - Huang , et al. August 2, 2	2005-08-02
Strained silicon structure Grant 6,902,965 - Ge , et al. June 7, 2	2005-06-07
Complementary field-effect transistors and methods of manufacture App 20050116360 - Huang, Chien-Chao ; et al.	2005-06-02
Strained channel on insulator device Grant 6,900,502 - Ge , et al. May 31, 2	2005-05-31
Strained Silicon Structure App 20050093018 - Ge, Chung-Hu ; et al.	2005-05-05
Silicide/semiconductor structure and method of fabrication App 20050045969 - Lee, Wen-Chin ; et al.	2005-03-03
Isolation structure with nitrogen-containing liner and methods of manufacture App 20050035426 - Ko, Chih-Hsin ; et al.	2005-02-17
Strained silicon MOS devices App 20050032321 - Huang, Chien-Chao ; et al.	2005-02-10
Semiconductor structure having a strained region and a method of fabricating same App 20050023576 - Lee, Wen-Chin ; et al.	2005-02-03
Strained channel on insulator device App 20040195623 - Ge, Chung-Hu ; et al.	2004-10-07
Strained silicon layer semiconductor product employing strained insulator layer App 20040159834 - Huang, Chien-Chao ; et al.	2004-08-19
Novel CMOS device App 20040104405 - Huang, Chien-Chao ; et al.	2004-06-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.