loadpatents
Patent applications and USPTO patent grants for Gauthron; Christophe.The latest application filed is for "measure of analysis performed in property checking".
Patent | Date |
---|---|
Measure of analysis performed in property checking Grant 9,684,760 - Levitt , et al. June 20, 2 | 2017-06-20 |
Measure Of Analysis Performed In Property Checking App 20160125122 - Levitt; Jeremy Rutledge ;   et al. | 2016-05-05 |
Measure of analysis performed in property checking Grant 9,262,557 - Levitt , et al. February 16, 2 | 2016-02-16 |
Measure Of Analysis Performed In Property Checking App 20130239084 - Levitt; Jeremy Rutledge ;   et al. | 2013-09-12 |
Measure of analysis performed in property checking Grant 8,418,121 - Levitt , et al. April 9, 2 | 2013-04-09 |
Clock model for formal verification of a digital circuit description Grant 8,060,847 - Seawright , et al. November 15, 2 | 2011-11-15 |
Measure Of Analysis Performed In Property Checking App 20110138346 - Levitt; Jeremy Rutledge ;   et al. | 2011-06-09 |
Measure of analysis performed in property checking Grant 7,890,897 - Levitt , et al. February 15, 2 | 2011-02-15 |
Clock Model For Formal Verification Of A Digital Circuit Description App 20090144684 - Seawright; James Andrew Garrard ;   et al. | 2009-06-04 |
Clock model for formal verification of a digital circuit description Grant 7,487,483 - Seawright , et al. February 3, 2 | 2009-02-03 |
Measure Of Analysis Performed In Property Checking App 20080066032 - Levitt; Jeremy Rutledge ;   et al. | 2008-03-13 |
Measure of analysis performed in property checking Grant 7,318,205 - Levitt , et al. January 8, 2 | 2008-01-08 |
Clock model for formal verification of a digital circuit description App 20070271536 - Seawright; James Andrew Garrard ;   et al. | 2007-11-22 |
Measure of analysis performed in property checking App 20050081169 - Levitt, Jeremy Rutledge ;   et al. | 2005-04-14 |
Measure of analysis performed in property checking Grant 6,848,088 - Levitt , et al. January 25, 2 | 2005-01-25 |
Method for eliminating a false critical path in a logic circuit Grant 5,638,290 - Ginetti , et al. June 10, 1 | 1997-06-10 |
Automatic power vector generation for sequential circuits Grant 5,481,469 - Brasen , et al. January 2, 1 | 1996-01-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.