Garcia; Serafin E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Garcia; Serafin E..The latest application filed is for "managing bus transaction dependencies".

Company Profile

0.10.5

Garcia; Serafin E. - Folsom CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for identifying hardware compatibility and enabling stable software images Grant 7,100,032 - Rabe , et al. August 29, 2	2006-08-29
Managing bus transaction dependencies Grant 7,082,480 - Bogin , et al. July 25, 2	2006-07-25
Reordering of burst data transfers across a host bridge Grant 7,058,736 - Garcia , et al. June 6, 2	2006-06-06
Method and apparatus for processing interrupts of a bus Grant 6,983,339 - Rabe , et al. January 3, 2	2006-01-03
Device for spatially and temporally reordering for data between a processor, memory and peripherals Grant 6,782,435 - Garcia , et al. August 24, 2	2004-08-24
Managing bus transaction dependencies App 20040078507 - Bogin, Zohar ; et al.	2004-04-22
Managing bus transaction dependencies App 20040059839 - Bogin, Zohar ; et al.	2004-03-25
Managing bus transaction dependencies Grant 6,694,390 - Bogin , et al. February 17, 2	2004-02-17
Method and apparatus for identifying hardware compatibility and enabling stable software images App 20040003224 - Rabe, Jeffrey L. ; et al.	2004-01-01
Inserting bus inversion scheme in bus path without increased access latency Grant 6,584,526 - Bogin , et al. June 24, 2	2003-06-24
Reordering of burst data transfers across a host bridge App 20030070009 - Garcia, Serafin E. ; et al.	2003-04-10
Peripheral component interconnect (PCI) configuration emulation for hub interface Grant 6,516,375 - Ajanovic , et al. February 4, 2	2003-02-04
Reordering of burst data transfers across a host bridge Grant 6,505,259 - Garcia , et al. January 7, 2	2003-01-07
Device for spatially and temporally reordering for data between a processor, memory and peripherals App 20020174284 - Garcia, Serafin E. ; et al.	2002-11-21
Method and apparatus for improving processor to graphics device throughput Grant 6,433,785 - Garcia , et al. August 13, 2	2002-08-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.