Gandhi; Vipul

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gandhi; Vipul.The latest application filed is for "translation lookaside buffer cache marker scheme for emulating single-cycle page table entry invalidation".

Company Profile

3.7.11

Gandhi; Vipul - San Diego CA
Gandhi; Vipul - Livingston NJ
Gandhi; Vipul - Singapore SG
Gandhi; Vipul - Fort Collins CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Translation Lookaside Buffer Cache Marker Scheme For Emulating Single-cycle Page Table Entry Invalidation App 20200192818 - Gandhi; Vipul ; et al.	2020-06-18
Method and apparatus for establishing system-on-chip (SOC) security through memory management unit (MMU) virtualization Grant 10,514,943 - Asbe , et al. Dec	2019-12-24
System Memory Management Unit Architecture For Consolidated Management Of Virtual Machine Stage 1 Address Translations App 20190026231 - KOTTILINGAL; Sudeep Ravi ; et al.	2019-01-24
Method And Apparatus For Establishing System-on-chip (soc) Security Through Memory Management Unit (mmu) Virtualization App 20180136967 - Asbe; Samar ; et al.	2018-05-17
Reducing power consumption of volatile memory via use of non-volatile memory Grant 9,891,694 - Taha , et al. February 13, 2	2018-02-13
Reducing Power Consumption Of Volatile Memory Via Use Of Non-volatile Memory App 20140181558 - Taha; Ali ; et al.	2014-06-26
Security measures in a partitionable computing system Grant 7,444,681 - Shaw , et al. October 28, 2	2008-10-28
Security measures in a partitionable computing system Grant 7,356,678 - Shaw , et al. April 8, 2	2008-04-08
Security measures in a partitionable computing system Grant 7,296,146 - Shaw , et al. November 13, 2	2007-11-13
System and method for clearing information in a stalled output queue of a crossbar App 20070248111 - Shaw; Mark E. ; et al.	2007-10-25
Security measures in a partitionable computing system Grant 7,178,015 - Shaw , et al. February 13, 2	2007-02-13
Multiple cache coherency Grant 7,032,077 - Rogers , et al. April 18, 2	2006-04-18
Security measures in a partitionable computing system App 20050198461 - Shaw, Mark Edward ; et al.	2005-09-08
Security measures in a partitionable computing system App 20050198522 - Shaw, Mark Edward ; et al.	2005-09-08
Security measures in a partitionable computing system App 20050152331 - Shaw, Mark Edward ; et al.	2005-07-14
Security measures in a partitionable computing system App 20050154910 - Shaw, Mark Edward ; et al.	2005-07-14
Security measures in a partitionable computing system App 20050154901 - Shaw, Mark Edward ; et al.	2005-07-14
Security measures in a partitionable computing system App 20050154869 - Shaw, Mark Edward ; et al.	2005-07-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.