loadpatents
name:-0.0083460807800293
name:-0.0088558197021484
name:-0.00040102005004883
Gandham; Rama Gopal Patent Filings

Gandham; Rama Gopal

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gandham; Rama Gopal.The latest application filed is for "method for reducing wiring congestion in a vlsi chip design".

Company Profile
0.8.6
  • Gandham; Rama Gopal - Poughkeepsie NY
  • Gandham; Rama Gopal - Wappinhgers Falls NY
  • Gandham; Rama Gopal - Wappingers Falls NY
  • Gandham; Rama Gopal - Wappinger Falls NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and apparatus for generating steiner trees using simultaneous blockage avoidance, delay optimization and design density management
Grant 7,127,696 - Alpert , et al. October 24, 2
2006-10-24
Porosity aware buffered steiner tree construction
Grant 7,065,730 - Alpert , et al. June 20, 2
2006-06-20
Method for reducing wiring congestion in a VLSI chip design
Grant 6,958,545 - Kotecha , et al. October 25, 2
2005-10-25
Method for reducing wiring congestion in a VLSI chip design
App 20050151258 - Kotecha, Pooja M. ;   et al.
2005-07-14
Apparatus and method for incorporating driver sizing into buffer insertion using a delay penalty estimation technique
Grant 6,915,496 - Alpert , et al. July 5, 2
2005-07-05
Method and apparatus for generating steiner trees using simultaneous blockage avoidance, delay optimization and design density management
App 20050138578 - Alpert, Charles Jay ;   et al.
2005-06-23
Buffer insertion with adaptive blockage avoidance
Grant 6,898,774 - Alpert , et al. May 24, 2
2005-05-24
Porosity aware buffered steiner tree construction
App 20040216072 - Alpert, Charles Jay ;   et al.
2004-10-28
Buffer insertion with adaptive blockage avoidance
App 20040123261 - Alpert, Charles Jay ;   et al.
2004-06-24
Apparatus and method for incorporating driver sizing into buffer insertion using a delay penalty estimation technique
App 20040064793 - Alpert, Charles Jay ;   et al.
2004-04-01
Apparatus and method for determining buffered steiner trees for complex circuits
Grant 6,591,411 - Alpert , et al. July 8, 2
2003-07-08
Apparatus and method for buffer library selection for use in buffer insertion
Grant 6,560,752 - Alpert , et al. May 6, 2
2003-05-06
Apparatus and method for determining buffered steiner trees for complex circuits
App 20020133799 - Alpert, Charles Jay ;   et al.
2002-09-19
Method and system for re-routing interconnects within an integrated circuit design having blockages and bays
Grant 6,401,234 - Alpert , et al. June 4, 2
2002-06-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed