loadpatents
name:-0.11086678504944
name:-0.078840017318726
name:-0.0046329498291016
Ganapathy; Kumar Patent Filings

Ganapathy; Kumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ganapathy; Kumar.The latest application filed is for "system and a method for computing infrastructural damages".

Company Profile
3.92.85
  • Ganapathy; Kumar - Chennai IN
  • Ganapathy; Kumar - Los Altos CA
  • Ganapathy; Kumar - Los Atlos CA US
  • Ganapathy; Kumar - Mountain View CA US
  • Ganapathy; Kumar - Palo Alto CA
  • Ganapathy; Kumar - Lake Forest CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System And A Method For Computing Infrastructural Damages
App 20200074559 - Srinivasan; Venkatesh ;   et al.
2020-03-05
Apparatus with a memory controller configured to control access to randomly accessible non-volatile memory
Grant 10,191,842 - Karamcheti , et al. Ja
2019-01-29
Network computer systems with power management
Grant 10,156,890 - Karamcheti , et al. Dec
2018-12-18
Read writeable randomly accessible non-volatile memory modules
Grant 9,984,012 - Karamcheti , et al. May 29, 2
2018-05-29
Read Writeable Randomly Accessible Non-volatile Memory Modules
App 20180121379 - Karamcheti; Vijay ;   et al.
2018-05-03
Seamless application access to hybrid main memory
Grant 9,836,409 - Karamcheti , et al. December 5, 2
2017-12-05
Methods of communicating to different types of memory modules in a memory channel
Grant 9,767,867 - Okin , et al. September 19, 2
2017-09-19
Apparatus With A Memory Controller Configured To Control Access To Randomly Accessible Non-volatile Memory
App 20170220461 - KARAMCHETI; Vijay ;   et al.
2017-08-03
Asymmetric memory migration in hybrid main memory
Grant 9,672,158 - Karamcheti , et al. June 6, 2
2017-06-06
Memory channel connected non-volatile memory
Grant 9,626,290 - Karamcheti , et al. April 18, 2
2017-04-18
Memory modules with multi-chip packaged integrated circuits having flash memory
Grant 9,536,609 - Karamcheti , et al. January 3, 2
2017-01-03
Methods of managing power in network computer systems
Grant 9,513,695 - Karamcheti , et al. December 6, 2
2016-12-06
Network Computer Systems With Power Management
App 20160342195 - Karamcheti; Vijay ;   et al.
2016-11-24
Seamless Application Access To Hybrid Main Memory
App 20160117258 - Karamcheti; Vijay ;   et al.
2016-04-28
Asymmetric Memory Migration In Hybrid Main Memory
App 20160117131 - Karamcheti; Vijay ;   et al.
2016-04-28
Read Writeable Randomly Accessible Non-volatile Memory Modules
App 20160092384 - Karamcheti; Vijay ;   et al.
2016-03-31
Seamless application access to hybrid main memory
Grant 9,262,334 - Karamcheti , et al. February 16, 2
2016-02-16
Asymmetric memory migration in hybrid main memory
Grant 9,262,333 - Karamcheti , et al. February 16, 2
2016-02-16
Methods for upgrading main memory in computer systems to two-dimensional memory modules and master memory controllers
Grant 9,251,899 - Karamcheti , et al. February 2, 2
2016-02-02
Methods for accessing memory in a two-dimensional main memory having a plurality of memory slices
Grant 9,251,061 - Karamcheti , et al. February 2, 2
2016-02-02
Integrating data from symmetric and asymmetric memory
Grant 9,223,719 - Karamcheti , et al. December 29, 2
2015-12-29
Memory Modules With Multi-chip Packaged Integrated Circuits Having Flash Memory
App 20150332768 - Karamcheti; Vijay ;   et al.
2015-11-19
Multi-chip packaged integrated circuit with flash memory and slave memory controller
Grant 9,093,150 - Karamcheti , et al. July 28, 2
2015-07-28
Apparatus with a memory controller configured to control access to randomly accessible non-volatile memory
Grant 8,972,633 - Karamcheti , et al. March 3, 2
2015-03-03
Methods Of Managing Power In Network Computer Systems
App 20150032940 - Karamcheti; Vijay ;   et al.
2015-01-29
Non-volatile type memory modules for main memory
Grant 8,943,245 - Karamcheti , et al. January 27, 2
2015-01-27
Seamless Application Access To Hybrid Main Memory
App 20150012721 - Karamcheti; Vijay ;   et al.
2015-01-08
Memory Channel Connected Non-volatile Memory
App 20140379969 - Karamcheti; Vijay ;   et al.
2014-12-25
Systems with programmable heterogeneous memory controllers for main memory
Grant 8,874,843 - Okin , et al. October 28, 2
2014-10-28
Systems for two-dimensional main memory including memory modules with read-writeable non-volatile memory devices
Grant 8,856,464 - Karamcheti , et al. October 7, 2
2014-10-07
Integrating Data From Symmetric And Asymmetric Memory
App 20140258653 - Karamcheti; Vijay ;   et al.
2014-09-11
Asymmetric Memory Migration In Hybrid Main Memory
App 20140258603 - Karamcheti; Vijay ;   et al.
2014-09-11
Memory modules for two-dimensional main memory
Grant 8,806,116 - Karamcheti , et al. August 12, 2
2014-08-12
Seamless application access to hybrid main memory
Grant 8,782,373 - Karamcheti , et al. July 15, 2
2014-07-15
Methods for a random read and read/write block accessible memory
Grant 8,745,314 - Karamcheti , et al. June 3, 2
2014-06-03
Method and apparatus for distributed direct memory access for systems on chip
Grant 8,719,465 - Ganapathy , et al. May 6, 2
2014-05-06
Multi-chip Packaged Integrated Circuit With Flash Memory
App 20140071755 - Karamcheti; Vijay ;   et al.
2014-03-13
Methods Of Communicating To Different Types Of Memory Modules In A Memory Channel
App 20140075106 - Okin; Kenneth A. ;   et al.
2014-03-13
Methods Of A Server With A Two-dimensional Main Memory
App 20140074880 - Karamcheti; Vijay ;   et al.
2014-03-13
Methods For Two-dimensional Main Memory
App 20140075101 - Karamcheti; Vijay ;   et al.
2014-03-13
Handling writes to a memory including asymmetric and symmetric components
Grant 8,639,910 - Karamcheti , et al. January 28, 2
2014-01-28
Asymmetric memory migration in hybrid main memory
Grant 8,555,002 - Karamcheti , et al. October 8, 2
2013-10-08
Integrating data from symmetric and asymmetric memory
Grant 8,555,024 - Karamcheti , et al. October 8, 2
2013-10-08
Network computing systems having shared memory clouds with addresses of disk-read-only memories mapped into processor address spaces
Grant 8,521,967 - Karamcheti , et al. August 27, 2
2013-08-27
Translating memory modules for main memory
Grant 8,463,993 - Okin , et al. June 11, 2
2013-06-11
Method And Apparatus For Distributed Direct Memory Access For Systems On Chip
App 20130138877 - Ganapathy; Kumar ;   et al.
2013-05-30
Systems With Programmable Heterogeneous Memory Controllers For Main Memory
App 20130138874 - Okin; Kenneth Alan ;   et al.
2013-05-30
Apparatus With A Memory Controller Configured To Control Access To Randomly Accessible Non-volatile Memory
App 20130138872 - Karamcheti; Vijay ;   et al.
2013-05-30
Non-volatile Type Memory Modules For Main Memory
App 20130138844 - Karamcheti; Vijay ;   et al.
2013-05-30
Random read and read/write block accessible memory
Grant 8,417,873 - Karamcheti , et al. April 9, 2
2013-04-09
Method and apparatus for distributed direct memory access for systems on chip
Grant 8,386,665 - Ganapathy , et al. February 26, 2
2013-02-26
Methods for main memory with non-volatile type memory modules
Grant 8,380,898 - Karamcheti , et al. February 19, 2
2013-02-19
Methods of assembly of a computer system with randomly accessible non-volatile memory
Grant 8,370,548 - Karamcheti , et al. February 5, 2
2013-02-05
System and apparatus with a memory controller configured to control access to randomly accessible non-volatile memory
Grant 8,370,547 - Karamcheti , et al. February 5, 2
2013-02-05
Systems and apparatus for main memory
Grant 8,364,867 - Karamcheti , et al. January 29, 2
2013-01-29
Writing To Asymmetric Memory
App 20130007338 - Karamcheti; Vijay ;   et al.
2013-01-03
Seamless Application Access To Hybrid Main Memory
App 20120260030 - Karamcheti; Vijay ;   et al.
2012-10-11
Writing to asymmetric memory
Grant 8,266,407 - Karamcheti , et al. September 11, 2
2012-09-11
Integrating Data From Symmetric And Asymmetric Memory
App 20120198141 - Karamcheti; Vijay ;   et al.
2012-08-02
Asymmetric Memory Migration In Hybrid Main Memory
App 20120198140 - Karamcheti; Vijay ;   et al.
2012-08-02
Seamless application access to hybrid main memory
Grant 8,205,061 - Karamcheti , et al. June 19, 2
2012-06-19
Asymmetric memory migration in hybrid main memory
Grant 8,156,288 - Karamcheti , et al. April 10, 2
2012-04-10
Integrating data from symmetric and asymmetric memory
Grant 8,156,302 - Karamcheti , et al. April 10, 2
2012-04-10
Translating Memory Modules For Main Memory
App 20120079181 - Okin; Kenneth A. ;   et al.
2012-03-29
Method And Apparatus For Distributed Direct Memory Access For Systems On Chip
App 20110320672 - Ganapathy; Kumar ;   et al.
2011-12-29
Programmable heterogeneous memory controllers for main memory with different memory modules
Grant 8,074,022 - Okin , et al. December 6, 2
2011-12-06
Systems and apparatus with programmable memory control for heterogeneous main memory
Grant 8,051,253 - Okin , et al. November 1, 2
2011-11-01
Writing To Asymmetric Memory
App 20110173371 - Karamcheti; Vijay ;   et al.
2011-07-14
Seamless Application Access To Hybrid Main Memory
App 20110167205 - Karamcheti; Vijay ;   et al.
2011-07-07
Method and apparatus for distributed direct memory access for systems on chip
Grant 7,970,961 - Ganapathy , et al. June 28, 2
2011-06-28
Writing to asymmetric memory
Grant 7,930,513 - Karamcheti , et al. April 19, 2
2011-04-19
Seamless application access to hybrid main memory
Grant 7,913,055 - Karamcheti , et al. March 22, 2
2011-03-22
Integrating Data From Symmetric And Asymmetric Memory
App 20110022788 - Karamcheti; Vijay ;   et al.
2011-01-27
Asymmetric Memory Migration In Hybrid Main Memory
App 20100325383 - Karamcheti; Vijay ;   et al.
2010-12-23
Systems And Apparatus For Main Memory
App 20100274956 - Karamcheti; Vijay ;   et al.
2010-10-28
Methods Of Assembly Of A Computer System With Randomly Accessible Non-volatile Memory
App 20100274958 - Karamcheti; Vijay ;   et al.
2010-10-28
System And Apparatus With A Memory Controller Configured To Control Access To Randomly Accessible Non-volatile Memory
App 20100274957 - Karamcheti; Vijay ;   et al.
2010-10-28
Methods For Main Memory With Non-volatile Type Memory Modules
App 20100274959 - Karamcheti; Vijay ;   et al.
2010-10-28
Integrating data from symmetric and asymmetric memory
Grant 7,818,489 - Karamcheti , et al. October 19, 2
2010-10-19
Asymmetric memory migration in hybrid main memory
Grant 7,774,556 - Karamcheti , et al. August 10, 2
2010-08-10
Methods for main memory with non-volatile type memory modules, and related technologies
Grant 7,761,625 - Karamcheti , et al. July 20, 2
2010-07-20
Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
Grant 7,761,623 - Karamcheti , et al. July 20, 2
2010-07-20
Methods for main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
Grant 7,761,626 - Karamcheti , et al. July 20, 2
2010-07-20
Systems and apparatus for main memory with non-volatile type memory modules, and related technologies
Grant 7,761,624 - Karamcheti , et al. July 20, 2
2010-07-20
Methods And Apparatus For Two-dimensional Main Memory
App 20090254689 - Karamcheti; Vijay ;   et al.
2009-10-08
Memory Modules For Two-dimensional Main Memory
App 20090210616 - Karamcheti; Vijay ;   et al.
2009-08-20
Methods And Systems For Two-dimensional Main Memory
App 20090210636 - Karamcheti; Vijay ;   et al.
2009-08-20
Method and Apparatus for Distributed Direct Memory Access for Systems on Chip
App 20090070513 - Ganapathy; Kumar ;   et al.
2009-03-12
Distributed direct memory access for systems on chip
Grant 7,464,197 - Ganapathy , et al. December 9, 2
2008-12-09
Integrating Data From Symmetric And Asymmetric Memory
App 20080177978 - Karamcheti; Vijay ;   et al.
2008-07-24
Asymmetric Memory Migration In Hybrid Main Memory
App 20080109629 - Karamcheti; Vijay ;   et al.
2008-05-08
Writing To Asymmetric Memory
App 20080109593 - Karamcheti; Vijay ;   et al.
2008-05-08
Seamless Application Access To Hybrid Main Memory
App 20080109592 - Karamcheti; Vijay ;   et al.
2008-05-08
Systems And Apparatus With Programmable Memory Control For Heterogeneous Main Memory
App 20080082766 - Okin; Kenneth A. ;   et al.
2008-04-03
Methods For Main Memory With Non-volatile Type Memory Modules, And Related Technologies
App 20080082733 - Karamcheti; Vijay ;   et al.
2008-04-03
Main Memory In A System With A Memory Controller Configured To Control Access To Non-volatile Memory, And Related Technologies
App 20080082731 - Karamcheti; Vijay ;   et al.
2008-04-03
Systems And Apparatus For Main Memory With Non-volatile Type Memory Modules, And Related Technologies
App 20080082732 - Karamcheti; Vijay ;   et al.
2008-04-03
Methods For Main Memory In A System With A Memory Controller Configured To Control Access To Non-volatile Memory, And Related Technologies
App 20080082734 - Karamcheti; Vijay ;   et al.
2008-04-03
Methods Of Communicating To, Memory Modules In A Memory Channel
App 20080082750 - Okin; Kenneth A. ;   et al.
2008-04-03
Memory Modules And Programmable Heterogeneous Memory Controllers For Main Memory
App 20080082751 - Okin; Kenneth A. ;   et al.
2008-04-03
IC memory complex with controller for clusters of memory blocks I/O multiplexed using collar logic
Grant 7,318,115 - Kanapathippillai , et al. January 8, 2
2008-01-08
Unified shared pipeline allowing deactivation of RISC/DSP units for power saving
Grant 7,287,148 - Kanapathippillai , et al. October 23, 2
2007-10-23
Bus state keepers
Grant 7,233,166 - Kanapathippillai , et al. June 19, 2
2007-06-19
Apparatus and methods for forward error correction decoding
Grant 7,159,169 - Honary , et al. January 2, 2
2007-01-02
Tables with direct memory access descriptor lists for distributed direct memory access
Grant 7,155,541 - Ganapathy , et al. December 26, 2
2006-12-26
DSP operations with permutation of vector complex data type operands
Grant 7,062,637 - Ganapathy , et al. June 13, 2
2006-06-13
Method and apparatus for instruction set architecture with control instructions for signal processors
App 20060112259 - Ganapathy; Kumar ;   et al.
2006-05-25
Method and apparatus of instruction execution for signal processors
App 20060112260 - Ganapathy; Kumar ;   et al.
2006-05-25
Dyadic DSP instruction predecode signal selective multiplexing data from input buses to first and second plurality of functional blocks to execute main and sub operations
Grant 6,988,184 - Ganapathy , et al. January 17, 2
2006-01-17
Tables with direct memory access descriptor lists for distributed direct memory access
App 20050216613 - Ganapathy, Kumar ;   et al.
2005-09-29
Method and apparatus for off boundary memory access
Grant 6,944,087 - Kanapathippillai , et al. September 13, 2
2005-09-13
Distributed direct memory access for systems on chip
App 20050125572 - Ganapathy, Kumar ;   et al.
2005-06-09
Unified instruction pipeline for power reduction in a digital signal processor integrated circuit
App 20050076194 - Kanapathippillai, Ruban ;   et al.
2005-04-07
Method and apparatus for distributed direct memory access for systems on chip
Grant 6,874,039 - Ganapathy , et al. March 29, 2
2005-03-29
Apparatus and methods for forward error correction decoding
App 20050060632 - Honary, Hooman ;   et al.
2005-03-17
DSP data type matching for operation using multiple functional units
Grant 6,842,850 - Ganapathy , et al. January 11, 2
2005-01-11
Methods and apparatuses for signal processing
Grant 6,842,845 - Ganapathy , et al. January 11, 2
2005-01-11
Method and apparatus for a unified RISC/DSP pipeline controller for both reduced instruction set computer (RISC) control instructions and digital signal processing (DSP) instructions
Grant 6,832,306 - Ganapathy , et al. December 14, 2
2004-12-14
Memory with memory clusters for power reduction in an integrated circuit
App 20040236896 - Kanapathippillai, Ruban ;   et al.
2004-11-25
Dyadic instruction processing instruction set architecture with 20-bit and 40-bit DSP and control instructions
Grant 6,772,319 - Ganapathy , et al. August 3, 2
2004-08-03
Method and apparatus for loop buffering digital signal processing instructions
Grant 6,766,446 - Ganapathy , et al. July 20, 2
2004-07-20
Method and apparatus for instruction set architecture to perform primary and shadow digital signal processing sub-instructions simultaneously
Grant 6,748,516 - Ganapathy , et al. June 8, 2
2004-06-08
Method and apparatus for instruction set architecture having dyadic digital signal processing instructions
App 20040093481 - Ganapathy, Kumar ;   et al.
2004-05-13
Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus
Grant 6,732,203 - Kanapathippillai , et al. May 4, 2
2004-05-04
Methods for power reduction in a digital signal processor integrated circuit
App 20040078612 - Kanapathippillai, Ruban ;   et al.
2004-04-22
Method and apparatus for power reduction in a digital signal processor integrated circuit
App 20040078608 - Kanapathippillai, Ruban ;   et al.
2004-04-22
Method and apparatus for power reduction in a digital signal processor integrated circuit
App 20040039952 - Kanapathippillai, Ruban ;   et al.
2004-02-26
Dyadic DSP instruction processor with main and sub-operation functional blocks selected from each set of multiplier and adder
Grant 6,643,768 - Ganapathy , et al. November 4, 2
2003-11-04
Dyadic DSP instructions for digital signal processors
Grant 6,631,461 - Ganapathy , et al. October 7, 2
2003-10-07
Methods of performing DSP operations with complex data type operands
App 20030172249 - Ganapathy, Kumar ;   et al.
2003-09-11
Method and apparatus for loop buffering digital signal processing instructions
App 20030163679 - Ganapathy, Kumar ;   et al.
2003-08-28
Methods of performing DSP operations using flexible data type operands
App 20030154360 - Ganapathy, Kumar ;   et al.
2003-08-14
Method and apparatus for loop buffering digital signal processing instructions
Grant 6,598,155 - Ganapathy , et al. July 22, 2
2003-07-22
Processors with data typer and aligner selectively coupling data bits of data buses to adder and multiplier functional blocks to execute instructions with flexible data types
Grant 6,557,096 - Ganapathy , et al. April 29, 2
2003-04-29
Method and apparatus for power reduction in a digital signal processor integrated circuit
App 20030056134 - Kanapathippillai, Ruban ;   et al.
2003-03-20
Apparatus and systems for dyadic digital signal processing instructions
App 20030023833 - Ganapathy, Kumar ;   et al.
2003-01-30
Instruction set architecture for signal processors
App 20030023832 - Ganapathy, Kumar ;   et al.
2003-01-30
Dyadic DSP instructions for digital signal processors
App 20030018882 - Ganapathy, Kumar ;   et al.
2003-01-23
Methods of dyadic DSP instruction operation
App 20030018881 - Ganapathy, Kumar ;   et al.
2003-01-23
Method and apparatus for instruction set architecture to perform primary and shadow digital signal processing sub-instructions simultaneously
App 20020188824 - Ganapathy, Kumar ;   et al.
2002-12-12
Method and apparatus for integrated circuit debugging
App 20020133794 - Kanapathippillai, Ruban ;   et al.
2002-09-19
Method and apparatus for off boundary memory access
App 20020131317 - Kanapathippillai, Ruban ;   et al.
2002-09-19
Method for dynamic allocation and efficient sharing of functional unit datapaths
Grant 6,442,672 - Ganapathy August 27, 2
2002-08-27
Method and apparatus for instruction set architecture to perform primary and shadow digital signal processing sub-instructions simultaneously
Grant 6,408,376 - Ganapathy , et al. June 18, 2
2002-06-18
Method and apparatus for distributed direct memory access for systems on chip
App 20020038393 - Ganapathy, Kumar ;   et al.
2002-03-28
Methods and apparatuses for signal processing
App 20010037442 - Ganapathy, Kumar ;   et al.
2001-11-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed