Gamsa; Benjamin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Gamsa; Benjamin.The latest application filed is for "method and apparatus for performing register retiming in the presence of false path timing analysis exceptions".

Company Profile

2.12.4

Gamsa; Benjamin - Toronto CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for performing register retiming in the presence of false path timing analysis exceptions Grant 10,671,781 - Derisavi , et al.	2020-06-02
Method and apparatus for utilizing estimations for register retiming in a design compilation flow Grant 10,586,004 - Sinnadurai , et al.	2020-03-10
Method and apparatus for implementing user-guided speculative register retiming in a compilation flow Grant 10,339,244 - Gamsa , et al.	2019-07-02
Method and apparatus for performing register retiming in the presence of timing analysis exceptions Grant 10,339,238 - Derisavi , et al.	2019-07-02
Methods for performing register retiming operations into synchronization regions interposed between circuits associated with different clock domains Grant 10,152,565 - Gamsa , et al. Dec	2018-12-11
Method And Apparatus For Performing Register Retiming In The Presence Of False Path Timing Analysis Exceptions App 20180232475 - DERISAVI; Salem ; et al.	2018-08-16
Method and apparatus for performing register retiming in the presence of false path timing analysis exceptions Grant 9,971,858 - Derisavi , et al. May 15, 2	2018-05-15
Method and Apparatus for Performing Register Retiming in the Presence of Timing Analysis Exceptions App 20170286590 - Derisavi; Salem ; et al.	2017-10-05
Method and apparatus for performing register retiming in the presence of timing analysis exceptions Grant 9,710,591 - Derisavi , et al. July 18, 2	2017-07-18
Method and Apparatus for Utilizing Estimations for Register Retiming in a Design Compilation Flow App 20160371403 - Sinnadurai; Nishanth ; et al.	2016-12-22
Methods For Performing Register Retiming Operations Into Synchronization Regions Interposed Between Circuits Associated With Different Clock Domains App 20160357899 - Gamsa; Benjamin ; et al.	2016-12-08
Techniques for compiling and generating a performance analysis for an integrated circuit design Grant 9,489,480 - Chiu , et al. November 8, 2	2016-11-08
Retiming programmable devices incorporating random access memories Grant 9,251,876 - Gamsa , et al. February 2, 2	2016-02-02
Retiming programmable devices incorporating random access memories Grant 8,929,152 - Gamsa , et al. January 6, 2	2015-01-06
Method and apparatus for automatically configuring memory size Grant 8,813,018 - Gamsa , et al. August 19, 2	2014-08-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.