Galera; Manolito
Patent Applications and Registrations
Patent applications and USPTO patent grants for Galera; Manolito.The latest application filed is for "isolated stacked die semiconductor packages".
- Galera; Manolito - Singapore SG
- Galera; Manolito - Etobicoke CA
| Patent | Date |
|---|---|
| Isolated stacked die semiconductor packages Grant 8,198,132 - Galera , et al. June 12, 2 | 2012-06-12 |
| Isolated Stacked Die Semiconductor Packages App 20120015482 - Galera; Manolito ; et al. | 2012-01-19 |
| Folded lands and vias for multichip semiconductor packages Grant 8,072,051 - Galera , et al. December 6, 2 | 2011-12-06 |
| Isolated stacked die semiconductor packages Grant 8,053,883 - Galera , et al. November 8, 2 | 2011-11-08 |
| Semiconductor system-in-package and method for making the same Grant 7,960,211 - Galera , et al. June 14, 2 | 2011-06-14 |
| Semiconductor System-in-package And Method For Making The Same App 20110121453 - Galera; Manolito ; et al. | 2011-05-26 |
| Leadframe-based chip scale semiconductor packages Grant 7,944,031 - Galera , et al. May 17, 2 | 2011-05-17 |
| Semiconductor system-in-a-package containing micro-layered lead frame Grant 7,923,847 - Galera , et al. April 12, 2 | 2011-04-12 |
| Folded Lands And Vias For Multichip Semiconductor Packages App 20110062568 - Galera; Manolito ; et al. | 2011-03-17 |
| Isolated Stacked Die Semiconductor Packages App 20110062570 - Galera; Manolito ; et al. | 2011-03-17 |
| Micro-layered lead frame semiconductor packages Grant 7,888,781 - Galera , et al. February 15, 2 | 2011-02-15 |
| Multi-chip Semiconductor Package App 20100308461 - Galera; Manolito ; et al. | 2010-12-09 |
| Multi-chip semiconductor package Grant 7,846,773 - Galera , et al. December 7, 2 | 2010-12-07 |
| Multi-chip discrete devices in semiconductor packages Grant 7,843,048 - Galera , et al. November 30, 2 | 2010-11-30 |
| High Pin Density Semiconductor System-in-a-package App 20100276793 - Galera; Manolito ; et al. | 2010-11-04 |
| Leadframe-based Chip Scale Semiconductor Packages App 20100127365 - Galera; Manolito ; et al. | 2010-05-27 |
| Wafer Level Chip Scale Semiconductor Packages App 20100127375 - Galera; Manolito ; et al. | 2010-05-27 |
| Leadframe Free Leadless Array Semiconductor Packages App 20100127380 - Galera; Manolito ; et al. | 2010-05-27 |
| Micro-layered Lead Frame Semiconductor Packages App 20100052118 - Galera; Manolito ; et al. | 2010-03-04 |
| Semiconductor System-in-a-package Containing Micro-layered Lead Frame App 20100052121 - Galera; Manolito ; et al. | 2010-03-04 |
| Isolated Stacked Die Semiconductor Packages App 20100019362 - Galera; Manolito ; et al. | 2010-01-28 |
| Semiconductor System-in-package And Method For Making The Same App 20100019363 - Galera; Manolito ; et al. | 2010-01-28 |
| Multi-chip Discrete Devices In Semiconductor Packages App 20090273067 - Galera; Manolito ; et al. | 2009-11-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 