loadpatents
Patent applications and USPTO patent grants for Fujino; Satoshi.The latest application filed is for "multi-phase clock generation circuit".
Patent | Date |
---|---|
Digital phase-locked loop Grant 7,990,191 - Fujino , et al. August 2, 2 | 2011-08-02 |
Voltage-controlled oscillator including plurality of delay cells Grant 7,911,282 - Fujino March 22, 2 | 2011-03-22 |
Multi-phase Clock Generation Circuit App 20110050312 - FUJINO; Satoshi | 2011-03-03 |
Digital phase-locked loop App 20100182060 - Fujino; Satoshi ;   et al. | 2010-07-22 |
Voltage-controlled oscillator including plurality of delay cells App 20090261909 - Fujino; Satoshi | 2009-10-22 |
PLL circuit including voltage controlled oscillator having voltage-current conversion circuit App 20090189650 - Fujino; Satoshi ;   et al. | 2009-07-30 |
Pulse width modulation circuit with multiphase clock Grant 7,554,373 - Fujino , et al. June 30, 2 | 2009-06-30 |
Pulse width modulation circuit App 20060001467 - Fujino; Satoshi ;   et al. | 2006-01-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.