loadpatents
name:-0.027543067932129
name:-0.022218942642212
name:-0.00049591064453125
Fujimoto; Yukihiro Patent Filings

Fujimoto; Yukihiro

Patent Applications and Registrations

Patent applications and USPTO patent grants for Fujimoto; Yukihiro.The latest application filed is for "semiconductor memory device".

Company Profile
0.19.21
  • Fujimoto; Yukihiro - Yokohama Kanagawa JP
  • Fujimoto; Yukihiro - Makuhari JP
  • Fujimoto; Yukihiro - Yokohama JP
  • Fujimoto; Yukihiro - Yokohama-shi JP
  • Fujimoto; Yukihiro - Makuhari-shi JP
  • Fujimoto; Yukihiro - Kanagawa-ken JP
  • Fujimoto; Yukihiro - Kanagawa JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor memory device
Grant 9,607,686 - Fujimoto March 28, 2
2017-03-28
Semiconductor Memory Device
App 20160071575 - FUJIMOTO; Yukihiro
2016-03-10
Optical network unit
Grant 8,340,520 - Kani , et al. December 25, 2
2012-12-25
Semiconductor integrated circuit
Grant 8,154,943 - Fujimoto April 10, 2
2012-04-10
Semiconductor memory device
Grant 7,924,605 - Fujimoto April 12, 2
2011-04-12
Semiconductor Integrated Circuit
App 20100238752 - Fujimoto; Yukihiro
2010-09-23
Optical Network Unit
App 20100239247 - Kani; Junichi ;   et al.
2010-09-23
Semiconductor Memory Device
App 20090285040 - Fujimoto; Yukihiro
2009-11-19
Semiconductor integrated circuit device
Grant 7,478,358 - Fujimoto January 13, 2
2009-01-13
Semiconductor memory
Grant 7,423,926 - Imai , et al. September 9, 2
2008-09-09
Semiconductor memory device
Grant 7,417,890 - Imai , et al. August 26, 2
2008-08-26
Semiconductor memory device
Grant 7,304,884 - Sugahara , et al. December 4, 2
2007-12-04
Semiconductor Memory Device
App 20070195584 - Imai; Seiro ;   et al.
2007-08-23
Semiconductor Memory
App 20070127305 - Imai; Seiro ;   et al.
2007-06-07
Semiconductor memory device having hierarchical bit line structure
Grant 7,158,428 - Fujimoto January 2, 2
2007-01-02
Semiconductor memory device
App 20060268599 - Sugahara; Takeshi ;   et al.
2006-11-30
Semiconductor integrated circuit device
App 20060243955 - Fujimoto; Yukihiro
2006-11-02
Semiconductor memory device
Grant 7,116,574 - Sugahara , et al. October 3, 2
2006-10-03
Semiconductor memory device capable of operating at high speed
Grant 7,095,673 - Fujimoto August 22, 2
2006-08-22
Semiconductor memory device capable of operating at high speed
App 20060109732 - Fujimoto; Yukihiro
2006-05-25
Semiconductor memory device
App 20050201168 - Sugahara, Takeshi ;   et al.
2005-09-15
Semiconductor memory device having hierarchical bit line structure
App 20050125591 - Fujimoto, Yukihiro
2005-06-09
Content addressable memory and memory system
Grant 6,876,560 - Sugahara , et al. April 5, 2
2005-04-05
Leak immune semiconductor memory
Grant 6,856,555 - Fujimoto February 15, 2
2005-02-15
Leak immune semiconductor memory
App 20040190351 - Fujimoto, Yukihiro
2004-09-30
Content addressable memory and memory system
App 20040190319 - Sugahara, Takeshi ;   et al.
2004-09-30
Semiconductor memory, semiconductor integrated circuit and semiconductor mounted device
Grant 6,661,731 - Fujimoto December 9, 2
2003-12-09
Semiconductor memory device
Grant 6,515,887 - Fujimoto February 4, 2
2003-02-04
Bus driving circuit and memory device having same
App 20020159300 - Fujimoto, Yukihiro
2002-10-31
Bus driving circuit and memory device having same
App 20020154549 - Fujimoto, Yukihiro
2002-10-24
Bus driving circuit and memory device having same
App 20020149969 - Fujimoto, Yukihiro
2002-10-17
Bus driving circuit and memory device having same
App 20020149970 - Fujimoto, Yukihiro
2002-10-17
Semiconductor memory device
App 20020036943 - Fujimoto, Yukihiro
2002-03-28
Semiconductor memory, semiconductor integrated circuit and semiconductor mounted device
App 20020036944 - Fujimoto, Yukihiro
2002-03-28
Semiconductor memory device
App 20020021608 - Nakazato, Takaaki ;   et al.
2002-02-21
Bus driving circuit and memory device having same
App 20010038556 - Fujimoto, Yukihiro
2001-11-08
Cache memory having flags for inhibiting rewrite of replacement algorithm area corresponding to fault cell and information processing system having such a cache memory
Grant 6,145,055 - Fujimoto November 7, 2
2000-11-07
Clock signal generating circuit
Grant 5,717,353 - Fujimoto February 10, 1
1998-02-10
Semiconductor clock signal generation circuit
Grant 5,675,274 - Kobayashi , et al. October 7, 1
1997-10-07
Arithmetic unit for executing division
Grant 5,517,439 - Suzuki , et al. May 14, 1
1996-05-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed