Fujimoto; Kazuhiko

Patent Applications and Registrations

Patent applications and USPTO patent grants for Fujimoto; Kazuhiko.The latest application filed is for "interconnect structure of semiconductor integrated circuit and semiconductor device including the same".

Company Profile

0.6.6

Fujimoto; Kazuhiko - Kanagawa JP
Fujimoto; Kazuhiko - Osaka JP
FUJIMOTO; Kazuhiko - Hyogo JP
Fujimoto; Kazuhiko - Takatsuki JP
Fujimoto; Kazuhiko - Fujisawa JP
Fujimoto, Kazuhiko - Takatsushi-shi JP
Fujimoto; Kazuhiko - Tochigi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Interconnect structure of semiconductor integrated circuit and semiconductor device including the same Grant 8,487,423 - Matsumura , et al. July 16, 2	2013-07-16
Interconnect Structure Of Semiconductor Integrated Circuit And Semiconductor Device Including The Same App 20110260333 - MATSUMURA; Yoichi ; et al.	2011-10-27
Method Of Designing Semiconductor Integrated Circuit, Designing Apparatus, Semiconductor Integrated Circuit System, Semiconductor Integrated Circuit Mounting Substrate, Package And Semiconductor Integrated Circuit App 20110012260 - TOKUNAGA; Shinya ; et al.	2011-01-20
Method of designing semiconductor integrated circuit, designing apparatus, semiconductor integrated circuit system, semiconductor integrated circuit mounting substrate, package and semiconductor integrated circuit Grant 7,831,949 - Tokunaga , et al. November 9, 2	2010-11-09
Method Of Designing Semiconductor Integrated Circuit Device, Designing Apparatus, And Semiconductor Integrated Circuit Device App 20090193374 - FUJIMOTO; Kazuhiko ; et al.	2009-07-30
Wiring Structure Of Semiconductor Integrated Circuit Device, And Method And Device For Designing The Same App 20080197449 - ARAKI; Takayuki ; et al.	2008-08-21
Method of designing semiconductor integrated circuit, designing apparatus, semiconductor integrated circuit system, semiconductor integrated circuit mounting substrate, package and semiconductor integrated circuit App 20080022252 - Tokunaga; Shinya ; et al.	2008-01-24
Power supply wiring method for semiconductor integrated circuit and semiconductor integrated circuit Grant 7,093,222 - Fujimoto August 15, 2	2006-08-15
Split boots and method of connecting the boots, depositing agent, and heating body Grant 6,764,243 - Inuzuka , et al. July 20, 2	2004-07-20
Power supply wiring method for semiconductor integrated circuit and semiconductor integrated circuit App 20040060030 - Fujimoto, Kazuhiko	2004-03-25
Telephone hand-free apparatus Grant 6,216,018 - Nakanishi , et al. April 10, 2	2001-04-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.