loadpatents
Patent applications and USPTO patent grants for Fujieda; Waichiro.The latest application filed is for "semiconductor memory device".
Patent | Date |
---|---|
Semiconductor memory device Grant 8,254,193 - Fujieda August 28, 2 | 2012-08-28 |
Semiconductor memory device App 20110090752 - Fujieda; Waichiro | 2011-04-21 |
Semiconductor device and electronics device Grant 7,592,797 - Fujieda September 22, 2 | 2009-09-22 |
Semiconductor memory having a dummy signal line connected to dummy memory cell Grant 7,420,860 - Yamada , et al. September 2, 2 | 2008-09-02 |
Semiconductor Device And Electronics Device App 20080169804 - FUJIEDA; Waichiro | 2008-07-17 |
Semiconductor device and electronics device Grant 7,358,718 - Fujieda April 15, 2 | 2008-04-15 |
Semiconductor device and electronics device App 20070205755 - Fujieda; Waichiro | 2007-09-06 |
Semiconductor memory App 20070147146 - Yamada; Shinichi ;   et al. | 2007-06-28 |
Semiconductor memory having a dummy signal line connected to dummy memory cell Grant 7,184,333 - Yamada , et al. February 27, 2 | 2007-02-27 |
Memory circuit having parity cell array Grant 7,032,142 - Fujioka , et al. April 18, 2 | 2006-04-18 |
Semiconductor memory App 20050278592 - Yamada, Shinichi ;   et al. | 2005-12-15 |
Semiconductor memory Grant 6,754,126 - Yamaguchi , et al. June 22, 2 | 2004-06-22 |
Memory circuit having compressed testing function Grant 6,731,553 - Fujioka , et al. May 4, 2 | 2004-05-04 |
Memory circuit having parity cell array App 20030106010 - Fujioka, Shinya ;   et al. | 2003-06-05 |
Memory circuit having compressed testing function App 20030099143 - Fujioka, Shinya ;   et al. | 2003-05-29 |
Semiconductor memory App 20030026161 - Yamaguchi, Shusaku ;   et al. | 2003-02-06 |
Semiconductor memory device operating in synchronization with a clock signal for high-speed data write and data read operations Grant 6,427,197 - Sato , et al. July 30, 2 | 2002-07-30 |
Semiconductor memory and method of operating same App 20020024852 - Okuyama, Yoshiaki ;   et al. | 2002-02-28 |
Semiconductor memory device App 20020024865 - Fujieda, Waichiro ;   et al. | 2002-02-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.