loadpatents
Patent applications and USPTO patent grants for Fu; Ching-Feng.The latest application filed is for "semiconductor device and method".
Patent | Date |
---|---|
Semiconductor Device and Method App 20220302298 - Fu; Ching-Feng ;   et al. | 2022-09-22 |
Gap Patterning For Metal-to-source/drain Plugs In A Semiconductor Device App 20220270931 - HUANG; Yu-Lien ;   et al. | 2022-08-25 |
Semiconductor device and method Grant 11,398,385 - Huang , et al. July 26, 2 | 2022-07-26 |
Fin field-effect transistor device having contact plugs with re-entrant profile Grant 11,380,794 - Huang , et al. July 5, 2 | 2022-07-05 |
Gap patterning for metal-to-source/drain plugs in a semiconductor device Grant 11,355,399 - Huang , et al. June 7, 2 | 2022-06-07 |
Semiconductor device and method Grant 11,355,637 - Fu , et al. June 7, 2 | 2022-06-07 |
Middle-of-line Interconnect Structure And Manufacturing Method App 20220093757 - Huang; Yu-Lien ;   et al. | 2022-03-24 |
Semiconductor Device and Method App 20210408276 - Fu; Ching-Feng ;   et al. | 2021-12-30 |
Semiconductor Device and Method App 20210408231 - Huang; Yu-Lien ;   et al. | 2021-12-30 |
Semiconductor Device and Method App 20210391184 - Huang; Yu-Lien ;   et al. | 2021-12-16 |
Semiconductor Device And Method App 20210376101 - Wang; Guan-Ren ;   et al. | 2021-12-02 |
Semiconductor Device and Method App 20210376139 - Huang; Yu-Lien ;   et al. | 2021-12-02 |
Gap Patterning For Metal-to-source/drain Plugs In A Semiconductor Device App 20210366780 - HUANG; Yu-Lien ;   et al. | 2021-11-25 |
Semiconductor Device and Method App 20210351039 - Huang; Yu-Lien ;   et al. | 2021-11-11 |
Fin Field-effect Transistor Device Having Contact Plugs With Re-entrant Profile App 20210351299 - Huang; Yu-Lien ;   et al. | 2021-11-11 |
Interconnect Structures For Semiconductor Devices And Methods Of Manufacturing The Same App 20210343844 - Huang; Yu-Lien ;   et al. | 2021-11-04 |
Interconnect Structures For Semiconductor Devices And Methods Of Manufacturing The Same App 20210335673 - Huang; Yu-Lien ;   et al. | 2021-10-28 |
Multi-stage Etching Process For Contact Formation In A Semiconductor Device App 20210336013 - Chen; Shu-Wen ;   et al. | 2021-10-28 |
Method of forming MOSFET structure Grant 11,127,837 - Fu , et al. September 21, 2 | 2021-09-21 |
Self-Aligned Interconnect with Protection Layer App 20210225707 - Yen; Yu-Chan ;   et al. | 2021-07-22 |
Metal Gate Structure Cutting Process App 20210175126 - Wu; I-Wen ;   et al. | 2021-06-10 |
Self-aligned interconnect with protection layer Grant 10,998,228 - Yen , et al. May 4, 2 | 2021-05-04 |
Metal gate structure cutting process Grant 10,930,564 - Wu , et al. February 23, 2 | 2021-02-23 |
Self-aligned nanowire formation using double patterning Grant 10,879,129 - Fu , et al. December 29, 2 | 2020-12-29 |
Self-Aligned Nanowire Formation Using Double Patterning App 20200083110 - Fu; Ching-Feng ;   et al. | 2020-03-12 |
Metal Gate Structure Cutting Process App 20200075421 - Wu; I-Wen ;   et al. | 2020-03-05 |
Method of Forming MOSFET Structure App 20200058765 - Fu; Ching-Feng ;   et al. | 2020-02-20 |
Self-aligned nanowire formation using double patterning Grant 10,504,792 - Fu , et al. Dec | 2019-12-10 |
Method of forming MOSFET structure Grant 10,461,170 - Fu , et al. Oc | 2019-10-29 |
Gate structure Grant 10,276,725 - Fu , et al. | 2019-04-30 |
Self-Aligned Nanowire Formation Using Double Patterning App 20190122936 - Fu; Ching-Feng ;   et al. | 2019-04-25 |
Self-aligned nanowire formation using double patterning Grant 10,163,723 - Fu , et al. Dec | 2018-12-25 |
Gate structure for semiconductor device Grant 10,050,149 - Huang , et al. August 14, 2 | 2018-08-14 |
Nano wire structure and method for fabricating the same Grant 9,911,661 - Fu , et al. March 6, 2 | 2018-03-06 |
Silicon recess etch and epitaxial deposit for shallow trench isolation (STI) Grant 9,911,805 - Chuang , et al. March 6, 2 | 2018-03-06 |
Nano Wire Structure and Method for Fabricating the Same App 20170365524 - Fu; Ching-Feng ;   et al. | 2017-12-21 |
Channel epitaxial regrowth flow (CRF) Grant 9,831,322 - Fu , et al. November 28, 2 | 2017-11-28 |
Reverse tone self-aligned contact Grant 9,812,536 - Fu , et al. November 7, 2 | 2017-11-07 |
Nano wire structure and method for fabricating the same Grant 9,741,621 - Fu , et al. August 22, 2 | 2017-08-22 |
Self-Aligned Nanowire Formation Using Double Patterning App 20170229349 - Fu; Ching-Feng ;   et al. | 2017-08-10 |
Gate Structure App 20170162720 - Fu; Ching-Feng ;   et al. | 2017-06-08 |
Nano Wire Structure and Method for Fabricating the Same App 20170154824 - Fu; Ching-Feng ;   et al. | 2017-06-01 |
Self-aligned nanowire formation using double patterning Grant 9,633,907 - Fu , et al. April 25, 2 | 2017-04-25 |
Method of forming channel of gate structure Grant 9,590,090 - Fu , et al. March 7, 2 | 2017-03-07 |
Silicon Recess Etch And Epitaxial Deposit For Shallow Trench Isolation (sti) App 20170062559 - Chuang; Harry-Hak-Lay ;   et al. | 2017-03-02 |
Nano wire structure and method for fabricating the same Grant 9,570,358 - Fu , et al. February 14, 2 | 2017-02-14 |
Nano Wire Structure and Method for Fabricating the Same App 20160343620 - Fu; Ching-Feng ;   et al. | 2016-11-24 |
Silicon recess etch and epitaxial deposit for shallow trench isolation (STI) Grant 9,502,533 - Chuang , et al. November 22, 2 | 2016-11-22 |
Reverse Tone Self-aligned Contact App 20160329406 - Fu; Ching-Feng ;   et al. | 2016-11-10 |
Channel Epitaxial Regrowth Flow (CRF) App 20160300931 - Fu; Ching-Feng ;   et al. | 2016-10-13 |
Method of forming shallow trench isolation and semiconductor device Grant 9,460,956 - Chen , et al. October 4, 2 | 2016-10-04 |
Method Of Forming Mosfet Structure App 20160247896 - FU; CHING-FENG ;   et al. | 2016-08-25 |
Reverse tone self-aligned contact Grant 9,412,656 - Fu , et al. August 9, 2 | 2016-08-09 |
Nano wire structure and method for fabricating the same Grant 9,412,614 - Fu , et al. August 9, 2 | 2016-08-09 |
Channel epitaxial regrowth flow (CRF) Grant 9,391,203 - Fu , et al. July 12, 2 | 2016-07-12 |
Method of forming MOSFET structure Grant 9,343,412 - Fu , et al. May 17, 2 | 2016-05-17 |
Method Of Forming Shallow Trench Isolation And Semiconductor Device App 20150364360 - CHEN; DE-FANG ;   et al. | 2015-12-17 |
Silicon Recess Etch And Epitaxial Deposit For Shallow Trench Isolation (sti) App 20150364575 - Chuang; Harry-Hak-Lay ;   et al. | 2015-12-17 |
Self-aligned Interconnect With Protection Layer App 20150364371 - Yen; Yu-Chan ;   et al. | 2015-12-17 |
Self-aligned Nanowire Formation Using Double Patterning App 20150348848 - Fu; Ching-Feng ;   et al. | 2015-12-03 |
Nano Wire Structure and Method for Fabricating the Same App 20150348796 - Fu; Ching-Feng ;   et al. | 2015-12-03 |
Silicon recess ETCH and epitaxial deposit for shallow trench isolation (STI) Grant 9,129,823 - Chuang , et al. September 8, 2 | 2015-09-08 |
Reverse Tone Self-Aligned Contact App 20150235897 - Fu; Ching-Feng ;   et al. | 2015-08-20 |
Method Of Forming Mosfet Structure App 20150228483 - FU; CHING-FENG ;   et al. | 2015-08-13 |
Method Of Forming Channel Of Gate Structure App 20150194497 - FU; CHING-FENG ;   et al. | 2015-07-09 |
Channel Epitaxial Regrowth Flow (CRF) App 20150097242 - Fu; Ching-Feng ;   et al. | 2015-04-09 |
Channel epitaxial regrowth flow (CRF) Grant 8,927,352 - Fu , et al. January 6, 2 | 2015-01-06 |
Silicon Recess Etch And Epitaxial Deposit For Shallow Trench Isolation (sti) App 20140264725 - Chuang; Harry-Hak-Lay ;   et al. | 2014-09-18 |
Channel Epitaxial Regrowth Flow (CRF) App 20140252488 - Fu; Ching-Feng ;   et al. | 2014-09-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.