loadpatents
name:-0.013028144836426
name:-0.012791156768799
name:-0.015788078308105
Fried; Yair Patent Filings

Fried; Yair

Patent Applications and Registrations

Patent applications and USPTO patent grants for Fried; Yair.The latest application filed is for "reducing latency of common source data movement instructions".

Company Profile
13.9.9
  • Fried; Yair - Petah Tiqwa IL
  • Fried; Yair - Petach Tikva IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Prefetching data based on register-activity patterns
Grant 11,157,281 - Naor , et al. October 26, 2
2021-10-26
Store hit multiple load side register for preventing a subsequent store memory violation
Grant 11,144,321 - Fried , et al. October 12, 2
2021-10-12
Maintaining data order between buffers
Grant 11,074,184 - Cadigan, Jr. , et al. July 27, 2
2021-07-27
Reducing latency of common source data movement instructions
Grant 11,029,950 - Shapira , et al. June 8, 2
2021-06-08
Heuristic invalidation of non-useful entries in an array
Grant 10,977,040 - Cuffney , et al. April 13, 2
2021-04-13
Making precise operand-store-compare predictions to avoid false dependencies
Grant 10,929,142 - Alexander , et al. February 23, 2
2021-02-23
Reducing Latency Of Common Source Data Movement Instructions
App 20210004228 - Shapira; Yossi ;   et al.
2021-01-07
Maintaining Data Order Between Buffers
App 20200327059 - CADIGAN, JR.; MICHAEL ;   et al.
2020-10-15
Making Precise Operand-store-compare Predictions To Avoid False Dependencies
App 20200301710 - Alexander; Gregory William ;   et al.
2020-09-24
Heuristic Invalidation Of Non-useful Entries In An Array
App 20200264882 - CUFFNEY; JAMES RAYMOND ;   et al.
2020-08-20
Store Hit Multiple Load Side Register For Operand Store Compare
App 20200264885 - Fried; Yair ;   et al.
2020-08-20
Hardware-based data prefetching based on loop-unrolled instructions
Grant 10,649,777 - Shapira , et al.
2020-05-12
Hardware control of CPU hold of a cache line in private cache where cache invalidate bit is reset upon expiration of timer
Grant 10,572,387 - Coe , et al. Feb
2020-02-25
Prefetching Data Based On Register-activity Patterns
App 20190361810 - Naor; Eyal ;   et al.
2019-11-28
Hardware-based Data Prefetching Based On Loop-unrolled Instructions
App 20190347103 - Shapira; Yossi ;   et al.
2019-11-14
Detecting attackers who target containerized clusters
Grant 10,382,484 - Shayevitz , et al. A
2019-08-13
Hardware Control Of Cpu Hold Of A Cache Line In Private Cache
App 20190213135 - COE; DWIFUZI ;   et al.
2019-07-11
Detecting Attackers Who Target Containerized Clusters
App 20190089737 - Shayevitz; Hanoch ;   et al.
2019-03-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed