loadpatents
name:-0.0082399845123291
name:-0.0076618194580078
name:-0.0011959075927734
Freese; Ryan T. Patent Filings

Freese; Ryan T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Freese; Ryan T..The latest application filed is for "sense amplifier sleep state for leakage savings without bias mismatch".

Company Profile
0.6.7
  • Freese; Ryan T. - Ft. Collins CO
  • Freese; Ryan T. - Poughkeepsie NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Sense Amplifier Sleep State For Leakage Savings Without Bias Mismatch
App 20220208234 - Schreiber; Russell J. ;   et al.
2022-06-30
Global bit select circuit interface with dual read and write bit line pairs
Grant 7,463,537 - Chan , et al. December 9, 2
2008-12-09
Global Bit Select Circuit Interface with Dual Read and Write Bit Line Pairs
App 20080056052 - Chan; Yuen H. ;   et al.
2008-03-06
Global bit select circuit with dual read and write bit line pairs
Grant 7,336,546 - Chan , et al. February 26, 2
2008-02-26
Split L2 latch with glitch free programmable delay
Grant 7,293,209 - Chan , et al. November 6, 2
2007-11-06
Global bit line restore timing scheme and circuit
Grant 7,272,030 - Chan , et al. September 18, 2
2007-09-18
Global Bit Line Restore Timing Scheme and Circuit
App 20070058421 - Chan; Yuen H. ;   et al.
2007-03-15
Global bit line restore timing scheme and circuit
Grant 7,170,774 - Chan , et al. January 30, 2
2007-01-30
Local bit select with suppression of fast read before write
Grant 7,113,433 - Chan , et al. September 26, 2
2006-09-26
Local bit select with suppression of fast read before write
App 20060176729 - Chan; Yuen H. ;   et al.
2006-08-10
Global bit line restore timing scheme and circuit
App 20060176730 - Chan; Yuen H. ;   et al.
2006-08-10
Split L2 latch with glitch free programmable delay
App 20060179375 - Chan; Yuen H. ;   et al.
2006-08-10
Global bit select circuit with dual read and write bit line pairs
App 20060176753 - Chan; Yuen H. ;   et al.
2006-08-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed