Frank; Mark D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Frank; Mark D..The latest application filed is for "system and method for evaluating signal coupling between differential traces in a package design".

Company Profile

0.24.26

Frank; Mark D. - Longmont CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Routing power and ground vias in a substrate Grant 7,327,583 - Nelson , et al. February 5, 2	2008-02-05
Routing vias in a substrate from bypass capacitor pads Grant 7,326,860 - Nelson , et al. February 5, 2	2008-02-05
System and method for evaluating power and ground vias in a package design Grant 7,272,806 - Frank , et al. September 18, 2	2007-09-18
Systems and methods for generating node level bypass capacitor models Grant 7,143,389 - Wang , et al. November 28, 2	2006-11-28
System and method for determining signal coupling coefficients for lines Grant 7,137,088 - Frank , et al. November 14, 2	2006-11-14
System And Method For Evaluating Signal Coupling Between Differential Traces In A Package Design App 20060236276 - Frank; Mark D. ; et al.	2006-10-19
Routing vias in a substrate from bypass capacitor pads App 20060225916 - Nelson; Jerimy ; et al.	2006-10-12
System and method for evaluating signal coupling between differential traces in a package design Grant 7,117,464 - Frank , et al. October 3, 2	2006-10-03
Routing differential signal lines in a substrate Grant 7,078,812 - Frank , et al. July 18, 2	2006-07-18
Routing vias in a substrate from bypass capacitor pads Grant 7,075,185 - Nelson , et al. July 11, 2	2006-07-11
System and method for populating a computer-aided design program's database with design parameters Grant 7,069,095 - Nelson , et al. June 27, 2	2006-06-27
System and method for evaluating signal deviations in a package design Grant 7,055,124 - Frank , et al. May 30, 2	2006-05-30
Routing vias in a substrate from bypass capacitor pads App 20060055049 - Nelson; Jerimy ; et al.	2006-03-16
Routing power and ground vias in a substrate App 20060055022 - Nelson; Jerimy ; et al.	2006-03-16
Routing differential signal lines in a substrate App 20060043537 - Frank; Mark D. ; et al.	2006-03-02
Systems and methods for generating node level bypass capacitor models App 20060026542 - Wang; Yong ; et al.	2006-02-02
Differential via pair impedance adjustment tool Grant 6,983,434 - Frank , et al. January 3, 2	2006-01-03
Differential line pair impedance adjustment tool Grant 6,983,433 - Frank , et al. January 3, 2	2006-01-03
Signal via impedance verification tool Grant 6,976,233 - Frank , et al. December 13, 2	2005-12-13
Signal line impedance adjustment tool Grant 6,971,077 - Frank , et al. November 29, 2	2005-11-29
Differential line pair impedance verification tool Grant 6,968,522 - Frank , et al. November 22, 2	2005-11-22
System and method for determining signal coupling coefficients for vias App 20050249479 - Frank, Mark D. ; et al.	2005-11-10
System and method for determining signal coupling in a circuit design App 20050251769 - Frank, Mark D. ; et al.	2005-11-10
System and method for determining signal coupling coefficients for lines App 20050251770 - Frank, Mark D. ; et al.	2005-11-10
Method and apparatus for determining worst case coupling within a differential pair group App 20050246671 - Bois, Karl J. ; et al.	2005-11-03
Differential via pair coupling verification tool App 20050246670 - Bois, Karl J. ; et al.	2005-11-03
Differential trace pair coupling verification tool App 20050246672 - Bois, Karl J. ; et al.	2005-11-03
System and method for evaluating signal trace discontinuities in a package design App 20050223348 - Frank, Mark D. ; et al.	2005-10-06
System and method for maintaining homogeneity between a model in a computer-aided modeling system and corresponding model documentation App 20050197807 - Nelson, Jerimy ; et al.	2005-09-08
System and method for evaluating signal trace discontinuities in a package design Grant 6,938,230 - Frank , et al. August 30, 2	2005-08-30
Verifying proximity of ground vias to signal vias in an integrated circuit Grant 6,922,822 - Frank , et al. July 26, 2	2005-07-26
System and method for evaluating vias per pad in a package design Grant 6,907,589 - Frank , et al. June 14, 2	2005-06-14
System and method for populating a computer-aided design program's database with design parameters App 20050125747 - Nelson, Jerimy ; et al.	2005-06-09
Differential via pair impedance verification tool Grant 6,889,367 - Frank , et al. May 3, 2	2005-05-03
Signal line impedance verification tool Grant 6,859,915 - Frank , et al. February 22, 2	2005-02-22
Signal via impedance adjustment tool Grant 6,845,492 - Frank , et al. January 18, 2	2005-01-18
Inter-signal proximity verification in an integrated circuit Grant 6,807,657 - Frank , et al. October 19, 2	2004-10-19
System and method for evaluating signal trace discontinuities in a package design App 20040163057 - Frank, Mark D. ; et al.	2004-08-19
System and method for evaluating power and ground vias in a package design App 20040162715 - Frank, Mark D. ; et al.	2004-08-19
System and method for evaluating signal deviations in a package design App 20040162714 - Frank, Mark D. ; et al.	2004-08-19
System and method for evaluating vias per pad in a package design App 20040163054 - Frank, Mark D. ; et al.	2004-08-19
System and method for evaluating signal coupling between differential traces in a package design App 20040163058 - Frank, Mark D. ; et al.	2004-08-19
System and method for evaluating signal coupling between vias in a package design App 20040163056 - Frank, Mark D. ; et al.	2004-08-19
Verifying proximity of ground metal to signal traces in an integrated circuit Grant 6,769,102 - Frank , et al. July 27, 2	2004-07-27
Synthesizing signal net information from multiple integrated circuit package models App 20040143531 - Frank, Mark D. ; et al.	2004-07-22
Synthesizing signal net information from multiple integrated circuit package models Grant 6,711,730 - Frank , et al. March 23, 2	2004-03-23
Verifying proximity of ground vias to signal vias in an integrated circuit App 20040015796 - Frank, Mark D. ; et al.	2004-01-22
Inter-signal proximity verification in an integrated circuit App 20040015806 - Frank, Mark D. ; et al.	2004-01-22
Verifying proximity of ground metal to signal traces in an integrated circuit App 20040015795 - Frank, Mark D. ; et al.	2004-01-22
Synthesizing signal net information from multiple integrated circuit package models App 20030212980 - Frank, Mark D. ; et al.	2003-11-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.