FOLTIN; Martin
Patent Applications and Registrations
Patent applications and USPTO patent grants for FOLTIN; Martin.The latest application filed is for "scalable microservices-driven industrial iot controller architecture".
Company Profile
14.26.35
- FOLTIN; Martin - Ft. Collins CO
- Foltin; Martin - Fort Collins CO
- Foltin; Martin - Palo Alto CA
Patent Activity
| Patent | Date |
|---|---|
| Scalable Microservices-driven Industrial Iot Controller Architecture App 20220276627 - FOLTIN; Martin ; et al. | 2022-09-01 |
| Adjustable precision for multi-stage compute processes Grant 11,385,863 - Chalamalasetti , et al. July 12, 2 | 2022-07-12 |
| Vertical JFET device for memristor array interface Grant 11,322,545 - Sharma , et al. May 3, 2 | 2022-05-03 |
| Determining significance levels of error values in processes that include multiple layers Grant 11,294,763 - Strachan , et al. April 5, 2 | 2022-04-05 |
| System And Method For Processing Convolutions On Crossbar-based Neural Network Accelerators For Increased Inference Throughput App 20220092393 - AGUIAR; GLAUCIMAR DA SIKVA ; et al. | 2022-03-24 |
| Multi-die Dot-product Engine To Provision Large Scale Machine Learning Inference Applications App 20220075597 - Warner; Craig ; et al. | 2022-03-10 |
| Universal Industrial I/o Interface Bridge App 20210390070 - White, JR.; Harvey Edward ; et al. | 2021-12-16 |
| Resistive And Digital Processing Cores App 20210240945 - STRACHAN; John Paul ; et al. | 2021-08-05 |
| Convolutional Neural Network App 20210241068 - FOLTIN; Martin ; et al. | 2021-08-05 |
| Self-healing Dot-product Engine App 20210225440 - Sharma; Amit S. ; et al. | 2021-07-22 |
| Acceleration of Model/Weight Programming in Memristor Crossbar Arrays App 20210201136 - Chalamalasetti; Sai Rahul ; et al. | 2021-07-01 |
| Dual In-line Memory Module App 20210167038 - Lesartre; Gregg B. ; et al. | 2021-06-03 |
| Methods and systems for highly optimized memristor write process Grant 11,024,379 - Sharma , et al. June 1, 2 | 2021-06-01 |
| Methods And Systems For Highly Optimized Memristor Write Process App 20210125667 - SHARMA; AMIT ; et al. | 2021-04-29 |
| Adjusting memory parameters Grant 10,983,865 - Lesartre , et al. April 20, 2 | 2021-04-20 |
| Self-healing dot-product engine Grant 10,984,860 - Sharma , et al. April 20, 2 | 2021-04-20 |
| Vertical Jfet Device For Memristor Array Interface App 20210036058 - Sharma; Amit S. ; et al. | 2021-02-04 |
| Self-healing Dot-product Engine App 20200312406 - Sharma; Amit S. ; et al. | 2020-10-01 |
| Security And Anomaly Detection For Internet-of-things Devices App 20200285779 - Foltin; Martin ; et al. | 2020-09-10 |
| Re-encoding data associated with failed memory devices Grant 10,735,030 - Lesartre , et al. | 2020-08-04 |
| Iterative write sequence interrupt Grant 10,671,291 - Lesartre , et al. | 2020-06-02 |
| Determining Significance Levels Of Error Values In Processes That Include Multiple Layers App 20200073755 - Strachan; John Paul ; et al. | 2020-03-05 |
| Dual In-line Memory Module App 20200066676 - Lesartre; Gregg B. ; et al. | 2020-02-27 |
| Adjustable Precision for Multi-Stage Compute Processes App 20200042287 - Chalamalasetti; Sai Rahul ; et al. | 2020-02-06 |
| Reference column sensing for resistive memory Grant 10,490,270 - Ignowski , et al. Nov | 2019-11-26 |
| Data sensing in crosspoint memory structures Grant 10,460,800 - Lesartre , et al. Oc | 2019-10-29 |
| Tunable and dynamically adjustable error correction for memristor crossbars Grant 10,452,472 - Graves , et al. Oc | 2019-10-22 |
| Managing data using a number of non-volatile memory arrays Grant 10,318,205 - Lesartre , et al. | 2019-06-11 |
| Error correction code in memory Grant 10,312,943 - Lesartre , et al. | 2019-06-04 |
| Detection of error patterns in memory dies Grant 10,275,307 - Lesartre , et al. | 2019-04-30 |
| Re-encoding Data Associated With Failed Memory Devices App 20190044546 - Lesartre; Gregg B. ; et al. | 2019-02-07 |
| Managing a multi-lane serial link Grant 10,191,884 - Lesartre , et al. Ja | 2019-01-29 |
| Memristance feedback tuning Grant 10,157,668 - Whitaker , et al. Dec | 2018-12-18 |
| Data Sensing In Crosspoint Memory Structures App 20180358093 - LESARTRE; Gregg B Lesartre B ; et al. | 2018-12-13 |
| Iterative Write Sequence Interrupt App 20180314437 - LESARTRE; Gregg B ; et al. | 2018-11-01 |
| Reference Column Sensing For Resistive Memory App 20180301187 - IGNOWSKI; James S ; et al. | 2018-10-18 |
| Error Correction Code In Memory App 20180276068 - Lesartre; Gregg B. ; et al. | 2018-09-27 |
| Detection Of Error Patterns In Memory Dies App 20180260273 - Lesartre; Gregg B. ; et al. | 2018-09-13 |
| Memristor memory with volatile and non-volatile states Grant 10,056,140 - Jeon , et al. August 21, 2 | 2018-08-21 |
| Sensing circuit for resistive memory Grant 9,972,387 - Foltin , et al. May 15, 2 | 2018-05-15 |
| Memristance Feedback Tuning App 20180108410 - Whitaker; Luke ; et al. | 2018-04-19 |
| Adjusting Memory Parameters App 20180032400 - Lesartre; Gregg B. ; et al. | 2018-02-01 |
| Staging Write Requests App 20170308296 - Lesartre; Gregg B. ; et al. | 2017-10-26 |
| Extension Write Buffering App 20170308327 - Lesartre; Gregg B. ; et al. | 2017-10-26 |
| Non-volatile memory with multiple latency tiers Grant 9,773,547 - Henze , et al. September 26, 2 | 2017-09-26 |
| Determining A Current In A Memory Element Of A Crossbar Array App 20170271001 - Muralimanohar; Naveen ; et al. | 2017-09-21 |
| Circuits having selector devices with different I-V responses Grant 9,767,901 - Sharma , et al. September 19, 2 | 2017-09-19 |
| Resistive ratio-based memory cell Grant 9,754,666 - Buchanan , et al. September 5, 2 | 2017-09-05 |
| Sensing Circuit For Resistive Memory App 20170206956 - Foltin; Martin ; et al. | 2017-07-20 |
| Managing Data Using A Number Of Non-volatile Memory Arrays App 20160350028 - LESARTRE; Gregg B. ; et al. | 2016-12-01 |
| Non-volatile Memory With Multiple Latency Tiers App 20160343432 - Henze; Richard H. ; et al. | 2016-11-24 |
| Memristor Memory With Volatile And Non-volatile States App 20160343435 - Jeon; Yoocharn ; et al. | 2016-11-24 |
| Resistive Ratio-based Memory Cell App 20160336063 - BUCHANAN; Brent E. ; et al. | 2016-11-17 |
| Managing A Multi-lane Serial Link App 20160328356 - LESARTRE; Gregg B. ; et al. | 2016-11-10 |
| Memory Component Capable To Communicate At Multiple Data Widths App 20160103778 - Lesartre; Gregg B. ; et al. | 2016-04-14 |
| Link training for a serdes link Grant 9,146,848 - Foltin , et al. September 29, 2 | 2015-09-29 |
| Training Sequence App 20140324746 - Foltin; Martin ; et al. | 2014-10-30 |
| Enabling verification of a minimal level sensitive timing abstraction model Grant 6,996,515 - Foltin , et al. February 7, 2 | 2006-02-07 |
| Modeling circuit environmental sensitivity of a minimal level sensitive timing abstraction model Grant 6,611,948 - Tyler , et al. August 26, 2 | 2003-08-26 |
| Load sensitivity modeling in a minimal level sensitive timing abstraction model Grant 6,609,233 - Foltin , et al. August 19, 2 | 2003-08-19 |
| Minimal level sensitive timing abstraction model capable of being used in general static timing analysis tools Grant 6,604,227 - Foltin , et al. August 5, 2 | 2003-08-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 