loadpatents
name:-0.044917106628418
name:-0.033873081207275
name:-0.012695074081421
FOLEY; Denis Patent Filings

FOLEY; Denis

Patent Applications and Registrations

Patent applications and USPTO patent grants for FOLEY; Denis.The latest application filed is for "techniques for an efficient fabric attached memory".

Company Profile
0.16.13
  • FOLEY; Denis - Shrewsbury MA
  • Foley; Denis - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Techniques For An Efficient Fabric Attached Memory
App 20220043759 - FEEHRER; John ;   et al.
2022-02-10
Techniques for an efficient fabric attached memory
Grant 11,182,309 - Feehrer , et al. November 23, 2
2021-11-23
Techniques For An Efficient Fabric Attached Memory
App 20210133123 - FEEHRER; John ;   et al.
2021-05-06
System and method for early packet header verification
Grant 10,200,154 - Glaser , et al. Fe
2019-02-05
System And Method For Early Packet Header Verification
App 20170288815 - Glaser; Stephen D. ;   et al.
2017-10-05
System and method for early packet header verification
Grant 9,720,768 - Glaser , et al. August 1, 2
2017-08-01
System And Method For Early Packet Header Verification
App 20170097867 - Glaser; Stephen D. ;   et al.
2017-04-06
Method and apparatus for securing digital information on an integrated circuit read only memory during test operating modes
Grant 8,397,079 - GadelRab , et al. March 12, 2
2013-03-12
Integrated circuit with secure boot from a debug access port and method therefor
Grant 8,156,317 - Esliger , et al. April 10, 2
2012-04-10
Method and apparatus for securing digital information on an integrated circuit during test operating modes
Grant 8,051,345 - GadelRab , et al. November 1, 2
2011-11-01
Apparatus and method for reducing power consumption by an integrated circuit
Grant 8,051,312 - Foley November 1, 2
2011-11-01
System for Securing Register Space and Method of Securing the Same
App 20100017893 - Foley; Denis ;   et al.
2010-01-21
Method And Apparatus For Securing Digital Information On An Integrated Circuit Read Only Memory During Test Operating Modes
App 20090307502 - GadelRab; Serag M. ;   et al.
2009-12-10
Method And Apparatus For Securing Digital Information On An Integrated Circuit During Test Operating Modes
App 20090307411 - GadelRab; Serag M. ;   et al.
2009-12-10
Apparatus And Method For Reducing Power Consumption By An Integrated Circuit
App 20090289615 - Foley; Denis
2009-11-26
Integrated Circuit With Secure Boot From A Debug Access Port And Method Therefor
App 20090288160 - Esliger; James Lyall ;   et al.
2009-11-19
Integrated Circuit With Secured Software Image And Method Therefor
App 20090285390 - Scherer; Stefan Thomas ;   et al.
2009-11-19
Secure Memory Access System
App 20090287895 - Foley; Denis ;   et al.
2009-11-19
System and method for routing cables
Grant 7,345,239 - Tousignant , et al. March 18, 2
2008-03-18
System and method for employing multiple processors in a computer system
App 20070226456 - Shaw; Mark ;   et al.
2007-09-27
System and method for routing cables
App 20050126808 - Tousignant, Philip ;   et al.
2005-06-16
Apparatus for determining memory bank availability in a computer system
Grant 6,360,285 - Fenwick , et al. March 19, 2
2002-03-19
Memory bank addressing scheme
Grant 5,848,258 - Fenwick , et al. December 8, 1
1998-12-08
Method and apparatus for performing atomic transactions in a shared memory multi processor system
Grant 5,761,731 - Van Doren , et al. June 2, 1
1998-06-02
Clock architecture for synchronous system bus which regulates and adjusts clock skew
Grant 5,625,805 - Fenwick , et al. April 29, 1
1997-04-29
Method and apparatus for adaptive memory access
Grant 5,566,325 - Bruce, II , et al. October 15, 1
1996-10-15
Method and apparatus for updating a duplicate tag status in a snoop bus protocol based computer system
Grant 5,559,987 - Foley , et al. September 24, 1
1996-09-24
System for handling cache memory victim data which transfers data from cache to the interface while CPU performs a cache lookup using cache status information
Grant 5,537,575 - Foley , et al. July 16, 1
1996-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed