Flye; David

Patent Applications and Registrations

Patent applications and USPTO patent grants for Flye; David.The latest application filed is for "digital phase locked loop for low jitter applications".

Company Profile

8.14.10

Flye; David - Milton VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Digital phase locked loop for low jitter applications Grant 10,958,276 - Deng , et al. March 23, 2	2021-03-23
Digital phase locked loop for low jitter applications Grant 10,693,471 - Deng , et al.	2020-06-23
Digital phase locked loop for low jitter applications Grant 10,686,452 - Deng , et al.	2020-06-16
Digital Phase Locked Loop For Low Jitter Applications App 20200145012 - DENG; Jingdong ; et al.	2020-05-07
Digital phase locked loop for low jitter applications Grant 10,615,806 - Deng , et al.	2020-04-07
Digital phase locked loop for low jitter applications Grant 10,566,981 - Deng , et al. Feb	2020-02-18
Digital Phase Locked Loop For Low Jitter Applications App 20190036534 - DENG; Jingdong ; et al.	2019-01-31
Digital phase locked loop for low jitter applications Grant 10,164,647 - Deng , et al. Dec	2018-12-25
Digital Phase Locked Loop For Low Jitter Applications App 20180316357 - DENG; Jingdong ; et al.	2018-11-01
Digital Phase Locked Loop For Low Jitter Applications App 20180316358 - Deng; Jingdong ; et al.	2018-11-01
Digital phase locked loop for low jitter applications Grant 10,103,739 - Deng , et al. October 16, 2	2018-10-16
Digital Phase Locked Loop For Low Jitter Applications App 20180278258 - Deng; Jingdong ; et al.	2018-09-27
Digital phase locked loop for low jitter applications Grant 10,084,460 - Deng , et al. September 25, 2	2018-09-25
Digital phase locked loop for low jitter applications Grant 10,063,243 - Deng , et al. August 28, 2	2018-08-28
Digital Phase Locked Loop For Low Jitter Applications App 20180083640 - DENG; Jingdong ; et al.	2018-03-22
Digital phase locked loop for low jitter applications Grant 9,917,591 - Deng , et al. March 13, 2	2018-03-13
Digital phase locked loop for low jitter applications Grant 9,906,228 - Deng , et al. February 27, 2	2018-02-27
Digital Phase Locked Loop For Low Jitter Applications App 20180048321 - DENG; Jingdong ; et al.	2018-02-15
Digital Phase Locked Loop For Low Jitter Applications App 20170373695 - Deng; Jingdong ; et al.	2017-12-28
Digital Phase Locked Loop For Low Jitter Applications App 20170338827 - Deng; Jingdong ; et al.	2017-11-23
Digital phase locked loop for low jitter applications Grant 9,819,350 - Deng , et al. November 14, 2	2017-11-14
Digital phase locked loop for low jitter applications Grant 9,806,723 - Deng , et al. October 31, 2	2017-10-31
Digital phase locked loop for low jitter applications Grant 9,455,728 - Deng , et al. September 27, 2	2016-09-27
Digital Phase Locked Loop For Low Jitter Applications App 20150288370 - DENG; Jingdong ; et al.	2015-10-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.