| Patent | Date |
|---|
Ultra-low precision floating-point fused multiply-accumulate unit
Grant 11,455,142 - Agrawal , et al. September 27, 2 | 2022-09-27 |
Current Consumption Controller
App 20220187892 - Zhang; Xin ; et al. | 2022-06-16 |
Reduced precision based programmable and SIMD dataflow architecture
Grant 11,347,517 - Gopalakrishnan , et al. May 31, 2 | 2022-05-31 |
Low latency floating-point division operations
Grant 11,314,482 - Mueller , et al. April 26, 2 | 2022-04-26 |
Half-precision floating-point arrays at low overhead
Grant 11,281,745 - Fleischer , et al. March 22, 2 | 2022-03-22 |
Floating Point Computation For Hybrid Formats
App 20220075595 - AGRAWAL; Ankur ; et al. | 2022-03-10 |
Instruction initialization in a dataflow architecture
Grant 11,223,703 - Curran , et al. January 11, 2 | 2022-01-11 |
Facilitating data processing using SIMD reduction operations across SIMD lanes
Grant 11,216,281 - Fleischer , et al. January 4, 2 | 2022-01-04 |
Binary floating-point multiply and scale operation for compute-intensive numerical applications and apparatuses
Grant 11,182,127 - Mueller , et al. November 23, 2 | 2021-11-23 |
Dynamic fusion based on operand size
Grant 11,157,280 - Boersma , et al. October 26, 2 | 2021-10-26 |
Loop management in multi-processor dataflow architecture
Grant 11,138,010 - Chen , et al. October 5, 2 | 2021-10-05 |
Low Latency Floating-point Division Operations
App 20210149633 - Mueller; Silvia Melitta ; et al. | 2021-05-20 |
Employing Single Error Correction And Triple Error Detection To Optimize Bandwidth And Resilience Under Multiple Bit Failures
App 20210119646 - MONTOYE; Robert ; et al. | 2021-04-22 |
Half-precision Floating-point Arrays At Low Overhead
App 20210049230 - Fleischer; Bruce ; et al. | 2021-02-18 |
Reduced Precision Based Programmable And Simd Dataflow Architecture
App 20200401413 - GOPALAKRISHNAN; Kailash ; et al. | 2020-12-24 |
Ultra-low Precision Floating-point Fused Multiply-accumulate Unit
App 20200387351 - AGRAWAL; Ankur ; et al. | 2020-12-10 |
Facilitating Data Processing Using Simd Reduction Operations Across Simd Lanes
App 20200364056 - FLEISCHER; Bruce ; et al. | 2020-11-19 |
Programmable data delivery by load and store agents on a processing chip interfacing with on-chip memory components and directing data to external memory components
Grant 10,838,868 - Chen , et al. November 17, 2 | 2020-11-17 |
Reusing An Operand In An Instruction Set Architecture (isa)
App 20200356371 - FLEISCHER; Bruce ; et al. | 2020-11-12 |
Binary Floating-point Multiply And Scale Operation For Compute-intensive Numerical Applications And Apparatuses
App 20200310755 - Mueller; Silvia Melitta ; et al. | 2020-10-01 |
Instruction Initialization In A Dataflow Architecture
App 20200304598 - CURRAN; Brian ; et al. | 2020-09-24 |
Programmable Data Delivery To A System Of Shared Processing Elements With Shared Memory
App 20200285579 - CHEN; Chia-Yu ; et al. | 2020-09-10 |
Enhanced Low Precision Binary Floating-point Formatting
App 20200233642 - Mueller; Silvia Melitta ; et al. | 2020-07-23 |
Enhanced low precision binary floating-point formatting
Grant 10,656,913 - Mueller , et al. | 2020-05-19 |
Processor and memory transparent convolutional lowering and auto zero padding for deep neural network implementations
Grant 10,565,285 - Choi , et al. Feb | 2020-02-18 |
Enhanced Low Precision Binary Floating-point Formatting
App 20190369960 - Mueller; Silvia Melitta ; et al. | 2019-12-05 |
Processor And Memory Transparent Convolutional Lowering And Auto Zero Padding For Deep Neural Network Implementations
App 20190188240 - Choi; Jungwook ; et al. | 2019-06-20 |
Dynamic Fusion Based On Operand Size
App 20190179639 - Boersma; Maarten J. ; et al. | 2019-06-13 |
| 