Fitzpatrick; Mark E.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Fitzpatrick; Mark E..The latest application filed is for "health information gathering system".
- Fitzpatrick; Mark E. - Oklahoma City OK
- Fitzpatrick; Mark E. - San Jose CA
| Patent | Date |
|---|---|
| Health information gathering system Grant 8,738,392 - Fitzpatrick , et al. May 27, 2 | 2014-05-27 |
| Health information gathering system App 20030097280 - Fitzpatrick, Constance Y. ; et al. | 2003-05-22 |
| Logic array having high frequency internal clocking Grant RE35,797 - Graham , et al. May 19, 1 | 1998-05-19 |
| Current mirror compensation circuit Grant 5,212,458 - Fitzpatrick , et al. May 18, 1 | 1993-05-18 |
| Logic array having high frequency internal clocking Grant 5,204,555 - Graham , et al. April 20, 1 | 1993-04-20 |
| Phase-locked loop with clamped voltage-controlled oscillator Grant 5,072,195 - Graham , et al. December 10, 1 | 1991-12-10 |
| Circuit for generating reference voltage and reference current Grant 4,978,904 - Fitzpatrick , et al. December 18, 1 | 1990-12-18 |
| Resettable latch circuit Grant 4,970,406 - Fitzpatrick , et al. November 13, 1 | 1990-11-13 |
| Capacitor coupled push pull logic circuit Grant 4,918,336 - Graham , et al. * April 17, 1 | 1990-04-17 |
| Semiconductor fuse programmable array structure Grant 4,910,418 - Graham , et al. March 20, 1 | 1990-03-20 |
| Programmable connection path circuit Grant 4,897,836 - Fitzpatrick , et al. January 30, 1 | 1990-01-30 |
| FET constant reference voltage generator Grant 4,868,416 - Fitzpatrick , et al. September 19, 1 | 1989-09-19 |
| TTL compatible output buffer Grant 4,800,303 - Graham , et al. January 24, 1 | 1989-01-24 |
| TTL compatible input buffer Grant 4,791,322 - Graham , et al. December 13, 1 | 1988-12-13 |
| Programmable synchronous sequential state machine or sequencer having decision variable input mapping circuit responsive to feedback signals Grant 4,755,967 - Gabris , et al. July 5, 1 | 1988-07-05 |
| Output circuit for a programmable logic array Grant 4,684,830 - Tsui , et al. August 4, 1 | 1987-08-04 |
| Programmable array logic circuit with testing and verification circuitry Grant 4,625,311 - Fitzpatrick , et al. November 25, 1 | 1986-11-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 