Firu; Daniel

Patent Applications and Registrations

Patent applications and USPTO patent grants for Firu; Daniel.The latest application filed is for "systems and methods for an intelligent mapping of neural network weights and input data to an array of processing cores of an integrated circuit".

Company Profile

10.12.18

Firu; Daniel - Burlingame CA
Firu; Daniel - San Francisco CA
Firu; Daniel - San Jose CA
Firu; Daniel - San Carlos CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems And Methods For An Intelligent Mapping Of Neural Network Weights And Input Data To An Array Of Processing Cores Of An Integrated Circuit App 20220284074 - Sikka; Aman ; et al.	2022-09-08
Systems and methods for an intelligent mapping of neural network weights and input data to an array of processing cores of an integrated circuit Grant 11,392,667 - Sikka , et al. July 19, 2	2022-07-19
Systems And Methods For An Intelligent Mapping Of Neural Network Weights And Input Data To An Array Of Processing Cores Of An Integrated Circuit App 20220197971 - Sikka; Aman ; et al.	2022-06-23
Digital currency mining circuitry having shared processing logic Grant 11,301,481 - Kheterpal , et al. April 12, 2	2022-04-12
Digital currency mining circuitry Grant 11,270,298 - Pauker , et al. March 8, 2	2022-03-08
Systems And Methods For Implementing Tile-level Predication Within A Machine Perception And Dense Algorithm Integrated Circuit App 20210334450 - Drego; Nigel ; et al.	2021-10-28
Systems And Methods For Optimizing Nested Loop Instructions In Pipeline Processing Stages Within A Machine Perception And Dense Algorithm Integrated Circuit App 20210247981 - Drego; Nigel ; et al.	2021-08-12
Systems and methods for implementing tile-level predication within a machine perception and dense algorithm integrated circuit Grant 11,087,067 - Drego , et al. August 10, 2	2021-08-10
Systems and methods for optimizing nested loop instructions in pipeline processing stages within a machine perception and dense algorithm integrated circuit Grant 11,061,678 - Drego , et al. July 13, 2	2021-07-13
Systems And Methods For Optimizing Nested Loop Instructions In Pipeline Processing Stages Within A Machine Perception And Dense Algorithm Integrated Circuit App 20210208889 - Drego; Nigel ; et al.	2021-07-08
Systems And Methods For Implementing Tile-level Predication Within A Machine Perception And Dense Algorithm Integrated Circuit App 20210209286 - Drego; Nigel ; et al.	2021-07-08
Electronic Devices Having Embedded Circuitry For Accessing Remote Digital Services App 20200410488 - Srinivasan; Balaji S. ; et al.	2020-12-31
Devices And Circuitry For Computing Hash Values App 20200412544 - Kheterpal; Veerbhan ; et al.	2020-12-31
Systems and methods for performing device authentication operations using cryptocurrency transactions Grant 10,839,378 - Srinivasan , et al. November 17, 2	2020-11-17
Systems And Methods For Implementing Core-level Predication Within A Machine Perception And Dense Algorithm Integrated Circuit App 20200356370 - Drego; Nigel ; et al.	2020-11-12
Systems and methods for implementing core level predication within a machine perception and dense algorithm integrated circuit Grant 10,761,848 - Drego , et al. Sep	2020-09-01
Systems And Methods For Implementing Core Level Predication Within A Machine Perception And Dense Algorithm Integrated Circuit App 20200264881 - Drego; Nigel ; et al.	2020-08-20
Sequential logic circuitry with reduced dynamic power consumption Grant 10,558,188 - Firu , et al. Feb	2020-02-11
Digital Currency Mining Circuitry Having Shared Processing Logic App 20190354523 - Kheterpal; Veerbhan ; et al.	2019-11-21
Digital currency mining circuitry having shared processing logic Grant 10,409,827 - Kheterpal , et al. Sept	2019-09-10
Sequential Logic Circuitry With Reduced Dynamic Power Consumption App 20190271959 - Firu; Daniel ; et al.	2019-09-05
Sequential logic circuitry with reduced dynamic power consumption Grant 10,338,558 - Firu , et al.	2019-07-02
Digital currency mining circuitry with adaptable difficulty compare capabilities Grant 9,942,046 - Drego , et al. April 10, 2	2018-04-10
Systems and methods for flexibly optimizing processing circuit efficiency Grant 9,659,123 - Kheterpal , et al. May 23, 2	2017-05-23
Digital Currency Mining Circuitry With Adaptable Difficulty Compare Capabilities App 20160330031 - Drego; Nigel ; et al.	2016-11-10
Digital Currency Mining Circuitry Having Shared Processing Logic App 20160125040 - Kheterpal; Veerbhan ; et al.	2016-05-05
Sequential Logic Circuitry With Reduced Dynamic Power Consumption App 20160109870 - Firu; Daniel ; et al.	2016-04-21
Cryptographic Hashing Circuitry Having Improved Scheduling Efficiency App 20160112200 - Kheterpal; Veerbhan ; et al.	2016-04-21
Systems And Methods For Flexibly Optimizing Processing Circuit Efficiency App 20160110486 - Kheterpal; Veerbhan ; et al.	2016-04-21
Digital Currency Mining Circuitry App 20150294308 - Pauker; Matthew ; et al.	2015-10-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.