Fiorenza; James

Patent Applications and Registrations

Patent applications and USPTO patent grants for Fiorenza; James.The latest application filed is for "inp-based transistor fabrication".

Company Profile

1.31.30

Fiorenza; James - Wilmington MA
Fiorenza; James - Carlisle MA
Fiorenza; James - Wilimgton MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
INP-based transistor fabrication Grant 10,541,315 - Ye , et al. Ja	2020-01-21
Transfer printing method Grant 10,522,389 - Fiorenza , et al. Dec	2019-12-31
High gain load circuit for a differential pair using depletion mode transistors Grant 10,284,194 - Sharma , et al.	2019-05-07
Multi-junction solar cells Grant 10,002,981 - Fiorenza , et al. June 19, 2	2018-06-19
Formation of devices by epitaxial layer overgrowth Grant 9,934,967 - Hydrick , et al. April 3, 2	2018-04-03
Gallium nitride apparatus with a trap rich region Grant 9,923,060 - Deliwala , et al. March 20, 2	2018-03-20
Inp-based Transistor Fabrication App 20180019320 - Ye; Peide ; et al.	2018-01-18
InP-based transistor fabrication Grant 9,780,190 - Ye , et al. October 3, 2	2017-10-03
Polishing of small composite semiconductor materials Grant 9,607,846 - Hydrick , et al. March 28, 2	2017-03-28
Gallium Nitride Apparatus with a Trap Rich Region App 20160351666 - Deliwala; Shrenik ; et al.	2016-12-01
Inducement of strain in a semiconductor layer Grant 9,484,434 - Fiorenza , et al. November 1, 2	2016-11-01
Polishing of Small Composite Semiconductor Materials App 20160293434 - Hydrick; Jennifer M. ; et al.	2016-10-06
Methods for semiconductor sensor structures with reduced dislocation defect densities Grant 9,455,299 - Cheng , et al. September 27, 2	2016-09-27
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication Grant 9,431,243 - Lochtefeld , et al. August 30, 2	2016-08-30
High Gain Load Circuit for a Differential Pair Using Depletion Mode Transistors App 20160164517 - Sharma; Yogesh Jayaraman ; et al.	2016-06-09
Transfer Printing Method App 20160118281 - Fiorenza; James	2016-04-28
Lattice-mismatched Semiconductor Structures With Reduced Dislocation Defect Densities And Related Methods For Device Fabrication App 20160111285 - Lochtefeld; Anthony J. ; et al.	2016-04-21
Polishing of small composite semiconductor materials Grant 9,287,128 - Hydrick , et al. March 15, 2	2016-03-15
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication Grant 9,219,112 - Lochtefeld , et al. December 22, 2	2015-12-22
Semiconductor Sensor Structures With Reduced Dislocation Defect Densities And Related Methods For The Same App 20150325619 - Cheng; Zhiyuan ; et al.	2015-11-12
Semiconductor sensor structures with reduced dislocation defect densities Grant 9,105,549 - Cheng , et al. August 11, 2	2015-08-11
Lattice-Mismatched Semiconductor Structures with Reduced Dislocation Defect Densities and Related Methods for Device Fabrication App 20150200246 - Lochtefeld; Anthony J. ; et al.	2015-07-16
Polishing of Small Composite Semiconductor Materials App 20150170930 - Hydrick; Jennifer M. ; et al.	2015-06-18
Rotated Channel Field Effect Transistor App 20150123124 - ADEKORE; Bunmi T. ; et al.	2015-05-07
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication Grant 8,987,028 - Lochtefeld , et al. March 24, 2	2015-03-24
Rotated channel semiconductor field effect transistor Grant 8,927,984 - Adekore , et al. January 6, 2	2015-01-06
Lattice-Mismatched Semiconductor Structures with Reduced Dislocation Defect Densities and Related Methods for Device Fabrication App 20140374798 - Lochtefeld; Anthony J. ; et al.	2014-12-25
Semiconductor Sensor Structures with Reduced Dislocation Defect Densities and Related Methods for the Same App 20140327060 - Cheng; Zhiyuan ; et al.	2014-11-06
Method for semiconductor sensor structures with reduced dislocation defect densities Grant 8,809,106 - Cheng , et al. August 19, 2	2014-08-19
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication Grant 8,796,734 - Lochtefeld , et al. August 5, 2	2014-08-05
Inducement of Strain in a Semiconductor Layer App 20140147981 - Fiorenza; James ; et al.	2014-05-29
Lattice-Mismatched Semiconductor Structures with Reduced Dislocation Defect Densities and Related Methods for Device Fabrication App 20140106546 - Lochtefeld; Anthony J. ; et al.	2014-04-17
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication Grant 8,629,477 - Lochtefeld , et al. January 14, 2	2014-01-14
Inducement of strain in a semiconductor layer Grant 8,624,319 - Fiorenza , et al. January 7, 2	2014-01-07
Lattice-Mismatched Semiconductor Structures with Reduced Dislocation Defect Densities and Related Methods for Device Fabrication App 20130285116 - Lochtefeld; Anthony J. ; et al.	2013-10-31
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication Grant 8,519,436 - Lochtefeld , et al. August 27, 2	2013-08-27
Rotated Channel Semiconductor Field Effect Transistor App 20130181215 - ADEKORE; Bunmi T. ; et al.	2013-07-18
Formation of Devices by Epitaxial Layer Overgrowth App 20130134480 - Hydrick; Jennifer M. ; et al.	2013-05-30
Lattice-Mismatched Semiconductor Structures with Reduced Dislocation Defect Densities and Related Methods for Device Fabrication App 20130105860 - Lochtefeld; Anthony J. ; et al.	2013-05-02
Multi-Junction Solar Cells App 20130081684 - Fiorenza; James ; et al.	2013-04-04
Formation of devices by epitaxial layer overgrowth Grant 8,384,196 - Cheng , et al. February 26, 2	2013-02-26
InP-Based Transistor Fabrication App 20130040431 - Ye; Peide ; et al.	2013-02-14
Multi-junction solar cells Grant 8,344,242 - Fiorenza , et al. January 1, 2	2013-01-01
InP-based transistor fabrication Grant 8,329,541 - Ye , et al. December 11, 2	2012-12-11
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication Grant 8,324,660 - Lochtefeld , et al. December 4, 2	2012-12-04
Formation of devices by epitaxial layer overgrowth Grant 8,034,697 - Fiorenza , et al. October 11, 2	2011-10-11
Inducement of Strain in a Semiconductor Layer App 20110114996 - Fiorenza; James ; et al.	2011-05-19
Lattice-Mismatched Semiconductor Structures with Reduced Dislocation Defect Densities and Related Methods for Device Fabrication App 20110049568 - Lochtefeld; Anthony J. ; et al.	2011-03-03
Inducement of strain in a semiconductor layer Grant 7,897,493 - Fiorenza , et al. March 1, 2	2011-03-01
Formation of Devices by Epitaxial Layer Overgrowth App 20100216277 - Fiorenza; James ; et al.	2010-08-26
Solutions for integrated circuit integration of alternative active area materials Grant 7,626,246 - Lochtefeld , et al. December 1, 2	2009-12-01
Multi-Junction Solar Cells App 20090065047 - Fiorenza; James ; et al.	2009-03-12
InP-Based Transistor Fabrication App 20090042344 - Ye; Peide ; et al.	2009-02-12
Inducement of Strain in a Semiconductor Layer App 20080135873 - Fiorenza; James ; et al.	2008-06-12
Aspect Ratio Trapping For Mixed Signal Applications App 20080070355 - Lochtefeld; Anthony J. ; et al.	2008-03-20
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication App 20070267722 - Lochtefeld; Anthony J. ; et al.	2007-11-22
Solutions for integrated circuit integration of alternative active area materials App 20070181977 - Lochtefeld; Anthony J. ; et al.	2007-08-09
Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication App 20060292719 - Lochtefeld; Anthony J. ; et al.	2006-12-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.