Finkler; Ulrich
Patent Applications and Registrations
Patent applications and USPTO patent grants for Finkler; Ulrich.The latest application filed is for "intelligent data pool".
- Finkler; Ulrich - Mahopac NY
| Patent | Date |
|---|---|
| Pipelining multi-directional reduction Grant 11,093,438 - Cho , et al. August 17, 2 | 2021-08-17 |
| Intelligent Data Pool App 20210149918 - Finkler; Ulrich | 2021-05-20 |
| Parallelized in-place radix sorting Grant 10,831,738 - Bordawekar , et al. November 10, 2 | 2020-11-10 |
| Cloud Computing Data Compression For Allreduce In Deep Learning App 20200311539 - CHO; Minsik ; et al. | 2020-10-01 |
| Pipelining Multi-directional Reduction App 20200218689 - CHO; Minsik ; et al. | 2020-07-09 |
| Decentralized Distributed Deep Learning App 20200175370 - ZHANG; Wei ; et al. | 2020-06-04 |
| Parallelized In-place Radix Sorting App 20180121481 - BORDAWEKAR; Rajesh ; et al. | 2018-05-03 |
| Parallelized in-place radix sorting Grant 9,892,149 - Bordawekar , et al. February 13, 2 | 2018-02-13 |
| Parallelized in-place radix sorting Grant 9,858,040 - Bordawekar , et al. January 2, 2 | 2018-01-02 |
| Parallelized in-place radix sorting Grant 9,823,896 - Bordawekar , et al. November 21, 2 | 2017-11-21 |
| Parallelized in-place radix sorting Grant 9,824,111 - Bordawekar , et al. November 21, 2 | 2017-11-21 |
| Parallelized In-place Radix Sorting App 20150301799 - BORDAWEKAR; Rajesh ; et al. | 2015-10-22 |
| Parallelized In-place Radix Sorting App 20150302038 - BORDAWEKAR; Rajesh ; et al. | 2015-10-22 |
| Parallelized In-place Radix Sorting App 20150213114 - BORDAWEKAR; Rajesh ; et al. | 2015-07-30 |
| Parallelized In-place Radix Sorting App 20150213076 - BORDAWEKAR; Rajesh ; et al. | 2015-07-30 |
| Exact geometry operations on shapes using fixed-size integer coordinates Grant 8,006,214 - Finkler , et al. August 23, 2 | 2011-08-23 |
| Exact Geometry Operations on Shapes Using Fixed-Size Integer Coordinates App 20090231343 - Finkler; Ulrich ; et al. | 2009-09-17 |
| Framework for hierarchical VLSI design Grant 7,089,511 - Allen , et al. August 8, 2 | 2006-08-08 |
| Framework for hierarchical VLSI design App 20050132320 - Allen, Robert John ; et al. | 2005-06-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 