loadpatents
name:-0.015642166137695
name:-0.041311025619507
name:-0.0019299983978271
Ference; Thomas George Patent Filings

Ference; Thomas George

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ference; Thomas George.The latest application filed is for "pearl containing cremated remains".

Company Profile
0.12.7
  • Ference; Thomas George - Essex Junction VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
LED light tube
Grant 10,088,142 - McGrath , et al. October 2, 2
2018-10-02
Pearl containing cremated remains
App 20100005835 - Johnson, SR.; Raymond Keith ;   et al.
2010-01-14
Luminescent pop-up candy
Grant 7,407,302 - Allard , et al. August 5, 2
2008-08-05
Common-path point-diffraction phase-shifting interferometer incorporating a birefringent polymer membrane
Grant 7,006,234 - Cottrell , et al. February 28, 2
2006-02-28
Luminescent pop-up candy
App 20050252384 - Allard, Harvey Clovis ;   et al.
2005-11-17
Multi-chip stack and method of fabrication utilizing self-aligning electrical contact array
Grant 6,921,018 - Ference , et al. July 26, 2
2005-07-26
Multi-chip stack and method of fabrication utilizing self-aligning electrical contact array
Grant 6,858,941 - Ference , et al. February 22, 2
2005-02-22
Structures For Increasing The Critical Temperature Of Superconductors
App 20040220057 - Ference, Thomas George ;   et al.
2004-11-04
Multi-chip sack and method of fabrication utilizing self-aligning electrical contact array
App 20040108364 - Ference, Thomas George ;   et al.
2004-06-10
Chip-on-chip interconnections of varied characterstics
Grant 6,642,080 - Ference , et al. November 4, 2
2003-11-04
Micro-flex technology in semiconductor packages
Grant 6,444,490 - Bertin , et al. September 3, 2
2002-09-03
Multi-chip stack and method of fabrication utilizing self-aligning electrical contact array
App 20020070438 - Ference, Thomas George ;   et al.
2002-06-13
Micro-flex technology in semiconductor packages
App 20010039074 - Bertin, Claude Louis ;   et al.
2001-11-08
Micro-flex technology in semiconductor packages
App 20010035529 - Bertin, Claude Louis ;   et al.
2001-11-01
Micro-flex technology in semiconductor packages
Grant 6,300,687 - Bertin , et al. October 9, 2
2001-10-09
Highly integrated chip-on-chip packaging
Grant 6,294,406 - Bertin , et al. September 25, 2
2001-09-25
Apparatus and method for vacuum injection molding
Grant 6,231,333 - Gruber , et al. May 15, 2
2001-05-15
Highly integrated chip-on-chip packaging
Grant 5,977,640 - Bertin , et al. November 2, 1
1999-11-02
Multiple 3-dimensional semiconductor device processing method and apparatus
Grant 5,904,502 - Ference May 18, 1
1999-05-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed