loadpatents
Patent applications and USPTO patent grants for Fen; Sueann Lim Wei.The latest application filed is for "leadframe strip with vertically offset die attach pads between adjacent vertical leadframe columns".
Patent | Date |
---|---|
Integrated circuit package fabrication Grant 9,859,197 - Eugene Lee , et al. January 2, 2 | 2018-01-02 |
Leadframe strip with vertically offset die attach pads between adjacent vertical leadframe columns Grant 9,741,643 - Lee , et al. August 22, 2 | 2017-08-22 |
Leadframe Strip With Vertically Offset Die Attach Pads Between Adjacent Vertical Leadframe Columns App 20170213784 - Lee; Lee Han Meng@Eugene ;   et al. | 2017-07-27 |
Forming a panel of triple stack semiconductor packages Grant 9,691,748 - Eugene Lee , et al. June 27, 2 | 2017-06-27 |
Integrated Circuit Assembly App 20170110408 - Eugene Lee; Lee Han Meng@ ;   et al. | 2017-04-20 |
Packaged Semiconductor Device Having Leadframe Features Preventing Delamination App 20170053814 - Fen; Sueann Lim Wei ;   et al. | 2017-02-23 |
Flippable Leadframe for Packaged Electronic System Having Vertically Stacked Chips and Components App 20170025332 - Eugene Lee; Lee Han Meng@ ;   et al. | 2017-01-26 |
Packaged semiconductor device having leadframe features preventing delamination Grant 9,515,009 - Fen , et al. December 6, 2 | 2016-12-06 |
Flippable leadframe for packaged electronic system having vertically stacked chips and components Grant 9,496,206 - Eugene Lee , et al. November 15, 2 | 2016-11-15 |
Flippable Leadframe For Packaged Electronic System Having Vertically Stacked Chips And Components App 20160300784 - Eugene Lee; Lee Han Meng@ ;   et al. | 2016-10-13 |
Packaged Semiconductor Device Having Leadframe Features Preventing Delamination App 20160204052 - Fen; Sueann Lim Wei ;   et al. | 2016-07-14 |
Making A Flat No-lead Package With Exposed Electroplated Side Lead Surfaces App 20160181122 - Eugene Lee; Lee Han Meng@ ;   et al. | 2016-06-23 |
Forming A Panel Of Triple Stack Semiconductor Packages App 20160133617 - EUGENE LEE; LEE HAN MENG @ ;   et al. | 2016-05-12 |
Triple Stack Semiconductor Package App 20160126230 - EUGENE LEE; LEE HAN MENG @ ;   et al. | 2016-05-05 |
Triple stack semiconductor package Grant 9,324,640 - Eugene Lee , et al. April 26, 2 | 2016-04-26 |
Lead frame with abutment surface Grant 9,184,119 - Eugene Lee , et al. November 10, 2 | 2015-11-10 |
Lead Frame With Abutment Surface App 20150228563 - Eugene Lee; Lee Han Meng@ ;   et al. | 2015-08-13 |
Integrated Circuit Package Fabrication App 20150228581 - Eugene Lee; Lee Han Meng@ ;   et al. | 2015-08-13 |
Integrated circuit package and method of making Grant 9,013,028 - Lee , et al. April 21, 2 | 2015-04-21 |
Locking Dual Leadframe For Flip Chip On Leadframe Packages App 20150060123 - EUGENE LEE; LEE HAN MENG @ ;   et al. | 2015-03-05 |
Integrated Circuit Package And Method Of Making App 20140191380 - Lee; Lee Han Meng@Eugene ;   et al. | 2014-07-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.