loadpatents
name:-0.0047521591186523
name:-0.0091509819030762
name:-0.00041580200195312
Fel; Bruno Patent Filings

Fel; Bruno

Patent Applications and Registrations

Patent applications and USPTO patent grants for Fel; Bruno.The latest application filed is for "scan chain circuit supporting logic self test pattern injection during run time".

Company Profile
0.8.4
  • Fel; Bruno - Tullins FR
  • Fel; Bruno - Saint Egreve FR
  • Fel; Bruno - Voreppe FR
  • Fel; Bruno - Sassenage FR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for protecting a program code, corresponding system and processor
Grant 10,613,993 - Fel
2020-04-07
Scan chain circuit supporting logic self test pattern injection during run time
Grant 10,598,728 - Fel
2020-03-24
Scan Chain Circuit Supporting Logic Self Test Pattern Injection During Run Time
App 20180128876 - Fel; Bruno
2018-05-10
Scan chain circuit supporting logic self test pattern injection during run time
Grant 9,897,653 - Fel February 20, 2
2018-02-20
Scan Chain Circuit Supporting Logic Self Test Pattern Injection During Run Time
App 20170269156 - Fel; Bruno
2017-09-21
Method For Protecting A Program Code, Corresponding System And Processor
App 20150220456 - Fel; Bruno
2015-08-06
Selective vertical and horizontal dependency resolution via split-bit propagation in a mixed-architecture system having superscalar and VLIW modes
Grant 7,281,119 - Cofler , et al. October 9, 2
2007-10-09
Computer system that operates in VLIW and superscalar modes and has selectable dependency control
Grant 7,111,152 - Cofler , et al. September 19, 2
2006-09-19
Execution of a computer program
Grant 6,807,626 - Cofler , et al. October 19, 2
2004-10-19
Guarded computer instruction execution
Grant 6,732,276 - Cofler , et al. May 4, 2
2004-05-04
Cache coherency mechanism using an operation to be executed on the contents of a location in a cache specifying an address in main memory
Grant 6,546,467 - Farrall , et al. April 8, 2
2003-04-08
Cache Coherency Mechanism
App 20020007442 - FARRALL, GLENN ;   et al.
2002-01-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed