Fekih-Romdhane; Khaled
Patent Applications and Registrations
Patent applications and USPTO patent grants for Fekih-Romdhane; Khaled.The latest application filed is for "integrated circuit with control circuit for performing retention test".
- Fekih-Romdhane; Khaled - Burlington VT
- Fekih-Romdhane; Khaled - Houston TX
| Patent | Date |
|---|---|
| Integrated circuit including an ECC error counter Grant 8,122,320 - Fekih-Romdhane , et al. February 21, 2 | 2012-02-21 |
| Integrated circuit that stores defective memory cell addresses Grant 7,940,582 - Fekih-Romdhane May 10, 2 | 2011-05-10 |
| Integrated circuit with control circuit for performing retention test Grant 7,872,931 - Fekih-Romdhane January 18, 2 | 2011-01-18 |
| Integrated circuit that stores first and second defective memory cell addresses Grant 7,773,438 - Fekih-Romdhane August 10, 2 | 2010-08-10 |
| Integrated Circuit With Control Circuit For Performing Retention Test App 20100091595 - Fekih-Romdhane; Khaled | 2010-04-15 |
| Integrated Circuit That Stores First And Second Defective Memory Cell Addresses App 20090303813 - Fekih-Romdhane; Khaled | 2009-12-10 |
| Integrated Circuit That Stores Defective Memory Cell Addresses App 20090303814 - Fekih-Romdhane; Khaled | 2009-12-10 |
| Integrated Circuit Including An Ecc Error Counter App 20090187809 - Fekih-Romdhane; Khaled ; et al. | 2009-07-23 |
| Parallel Read For Front End Compression Mode App 20080159031 - Fekih-Romdhane; Khaled | 2008-07-03 |
| Parallel read for front end compression mode Grant 7,362,633 - Fekih-Romdhane April 22, 2 | 2008-04-22 |
| Illegal commands handling at the command decoder stage App 20070245036 - Fekih-Romdhane; Khaled | 2007-10-18 |
| Multiple banks read and data compression for back end test App 20070226553 - Fekih-Romdhane; Khaled ; et al. | 2007-09-27 |
| Parallel read for front end compression mode App 20070223293 - Fekih-Romdhane; Khaled | 2007-09-27 |
| Dual frequency first-in-first-out structure Grant 7,230,858 - Fekih-Romdhane , et al. June 12, 2 | 2007-06-12 |
| Flexible internal address counting method and apparatus Grant 7,164,613 - Fekih-Romdhane , et al. January 16, 2 | 2007-01-16 |
| Dual frequency first-in-first-out structure App 20070011363 - Fekih-Romdhane; Khaled ; et al. | 2007-01-11 |
| On-chip address generation App 20060294443 - Fekih-Romdhane; Khaled | 2006-12-28 |
| Memory having internal column counter for compression test mode Grant 7,123,542 - Fekih-Romdhane , et al. October 17, 2 | 2006-10-17 |
| Near pad ordering logic App 20060171233 - Fekih-Romdhane; Khaled ; et al. | 2006-08-03 |
| DDR II DRAM data path App 20060171234 - Liu; Skip Shizhen ; et al. | 2006-08-03 |
| Intelligent memory array switching logic App 20060161743 - Fekih-Romdhane; Khaled ; et al. | 2006-07-20 |
| Memory having internal column counter for compression test mode App 20060133187 - Fekih-Romdhane; Khaled ; et al. | 2006-06-22 |
| Flexible internal address counting method and apparatus App 20060109735 - Fekih-Romdhane; Khaled ; et al. | 2006-05-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 