loadpatents
Patent applications and USPTO patent grants for FECON GMBH.The latest application filed is for "method for error handling and partial redundancy in parallel inverters by means of input switches".
Patent | Date |
---|---|
Method For Error Handling And Partial Redundancy In Parallel Inverters By Means Of Input Switches App 20180262121 - FEDDERSEN; LORENZ | 2018-09-13 |
Inverter circuit having a controller to supply a reactive current on a phase with a voltage drop Grant 8,427,846 - Rexilius April 23, 2 | 2013-04-23 |
Uninterrupted Power Supply Circuit Unit And Method For Uninterrupted Power Supply Of Consumers Of A Power Generation Plant App 20120153721 - FEDDERSEN; LORENZ | 2012-06-21 |
Three-phase inverter circuit and method for operating a three-phase inverter circuit App 20110286253 - Rexilius; Stephan | 2011-11-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.