loadpatents
name:-0.55533313751221
name:-0.4124219417572
name:-0.10810208320618
FAYNEH; Eyal Patent Filings

FAYNEH; Eyal

Patent Applications and Registrations

Patent applications and USPTO patent grants for FAYNEH; Eyal.The latest application filed is for "on-die thermal sensing network for integrated circuits".

Company Profile
13.34.40
  • FAYNEH; Eyal - Givatayim IL
  • Fayneh; Eyal - Givatyim IL
  • Fayneh; Eyal - Giyatyim N/A IL
  • Fayneh; Eyal - Givataym IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
On-die Thermal Sensing Network For Integrated Circuits
App 20220268644 - FAYNEH; Eyal ;   et al.
2022-08-25
Integrated Circuit Degradation Estimation And Time-of-failure Prediction Using Workload And Margin Sensing
App 20220260630 - FAYNEH; Eyal ;   et al.
2022-08-18
Die-to-die Connectivity Monitoring
App 20220229107 - FAYNEH; Eyal ;   et al.
2022-07-21
Integrated circuit pad failure detection
Grant 11,391,771 - Fayneh , et al. July 19, 2
2022-07-19
Integrated circuit margin measurement and failure prediction device
Grant 11,385,282 - Landman , et al. July 12, 2
2022-07-12
Integrated Circuit I/o Integrity And Degradation Monitoring
App 20220156206 - FAYNEH; Eyal ;   et al.
2022-05-19
Method and apparatus to utilize a digital-time-conversion (DTC) based clocking in computing systems
Grant 11,327,523 - Fayneh , et al. May 10, 2
2022-05-10
Die-to-die connectivity monitoring
Grant 11,293,977 - Fayneh , et al. April 5, 2
2022-04-05
In-package Rf Waveguides As High Bandwidth Chip-to-chip Interconnects And Methods For Using The Same
App 20220084965 - ALEKSOV; Aleksandar ;   et al.
2022-03-17
Integrated circuit I/O integrity and degradation monitoring
Grant 11,275,700 - Fayneh , et al. March 15, 2
2022-03-15
Efficient Integrated Circuit Simulation And Testing
App 20220012395 - LANDMAN; Evelyn ;   et al.
2022-01-13
In-package RF waveguides as high bandwidth chip-to-chip interconnects and methods for using the same
Grant 11,211,345 - Aleksov , et al. December 28, 2
2021-12-28
Die-to-die Connectivity Monitoring
App 20210325455 - FAYNEH; Eyal ;   et al.
2021-10-21
Efficient integrated circuit simulation and testing
Grant 11,132,485 - Landman , et al. September 28, 2
2021-09-28
Integrated Circuit Profiling And Anomaly Detection
App 20210173007 - LANDMAN; Evelyn ;   et al.
2021-06-10
Efficient Integrated Circuit Simulation And Testing
App 20210165941 - LANDMAN; Evelyn ;   et al.
2021-06-03
Integrated Circuit Margin Measurement And Failure Prediction Device
App 20200393506 - LANDMAN; Evelyn ;   et al.
2020-12-17
Integrated Circuit I/o Integrity And Degradation Monitoring
App 20200371972 - FAYNEH; Eyal ;   et al.
2020-11-26
Integrated Circuit Pad Failure Detection
App 20200363468 - FAYNEH; Eyal ;   et al.
2020-11-19
Integrated Circuit Workload, Temperature And/or Subthreshold Leakage Sensor
App 20200333393 - FAYNEH; Eyal ;   et al.
2020-10-22
Method And Apparatus To Utilize A Digital-time-conversion (dtc) Based Clocking In Computing Systems
App 20200301465 - FAYNEH; Eyal ;   et al.
2020-09-24
Integrated circuit I/O integrity and degradation monitoring
Grant 10,740,262 - Fayneh , et al. A
2020-08-11
Integrated circuit I/O integrity and degradation monitoring
App 20200210354 - FAYNEH; Eyal ;   et al.
2020-07-02
Divider-less fractional PLL architecture
Grant 10,659,061 - Nassar , et al.
2020-05-19
In-package Rf Waveguides As High Bandwidth Chip-to-chip Interconnects And Methods For Using The Same
App 20200118951 - ALEKSOV; Aleksandar ;   et al.
2020-04-16
Method and apparatus to utilize a digital-time-conversion (DTC) based clocking in computing systems
Grant 10,571,953 - Fayneh , et al. Feb
2020-02-25
Divider-less Fractional Pll Architecture
App 20190334533 - Nassar; Elias ;   et al.
2019-10-31
Scalable interleaved digital-to-time converter circuit for clock generation
Grant 10,218,379 - Banin , et al. Feb
2019-02-26
Efficient integrated switching voltage regulator comprising switches coupled to bridge drivers to provide regulated power supply to power domains
Grant 10,203,742 - Sizikov , et al. Feb
2019-02-12
Method And Apparatus To Utilize A Digital-time-conversion (dtc) Based Clocking In Computing Systems
App 20190011945 - FAYNEH; Eyal ;   et al.
2019-01-10
Scalable Interleaved Digital-to-time Converter Circuit For Clock Generation
App 20180226985 - Banin; Rotem ;   et al.
2018-08-09
Scalable interleaved digital-to-time converter circuit for clock generation
Grant 9,941,898 - Banin , et al. April 10, 2
2018-04-10
Digital phase-locked loop supply voltage control
Grant 9,866,225 - Familia , et al. January 9, 2
2018-01-09
Fast digital to time converter linearity calibration to improve clock jitter performance
Grant 9,791,834 - Nassar , et al. October 17, 2
2017-10-17
Efficient Integrated Switching Voltage Regulation
App 20170031419 - Sizikov; Gregory ;   et al.
2017-02-02
Efficient integrated switching voltage regulator
Grant 9,477,291 - Sizikov , et al. October 25, 2
2016-10-25
Digital Phase-locked Loop Supply Voltage Control
App 20160269036 - Familia; Noam ;   et al.
2016-09-15
Digital phase-locked loop supply voltage control
Grant 9,350,365 - Familia , et al. May 24, 2
2016-05-24
Digital Phase-locked Loop Supply Voltage Control
App 20160087641 - Familia; Noam ;   et al.
2016-03-24
Efficient Integrated Switching Voltage Regulator
App 20150169025 - Sizikov; Gregory ;   et al.
2015-06-18
Efficient integrated switching voltage regulator comprising switches coupled to bridge drivers to provide regulated power supply to power domains
Grant 9,003,209 - Sizikov , et al. April 7, 2
2015-04-07
Efficient Integrated Switching Voltage Regulator
App 20140006808 - Sizikov; Gregory ;   et al.
2014-01-02
Time-domain device noise simulator
Grant 7,650,271 - O'Mahony , et al. January 19, 2
2010-01-19
Delay stage with controllably variable capacitive load
Grant 7,605,668 - Fayneh , et al. October 20, 2
2009-10-20
Voltage regulator
Grant 7,564,299 - Shor , et al. July 21, 2
2009-07-21
Temperature Compensated Loop Filter
App 20080157880 - Fayneh; Eyal ;   et al.
2008-07-03
Charge Pump Circuit
App 20080150596 - Fayneh; Eyal ;   et al.
2008-06-26
Delay Stage With Controllably Variable Capacitive Load
App 20080136545 - Fayneh; Eyal ;   et al.
2008-06-12
Time-domain device noise simulator
App 20070233444 - O'Mahony; Frank P. ;   et al.
2007-10-04
Startup/yank circuit for self-biased phase-locked loops
Grant 7,265,637 - Knoll , et al. September 4, 2
2007-09-04
Voltage regulator
App 20070040603 - Shor; Joseph ;   et al.
2007-02-22
Startup/yank circuit for self-biased phase-locked loops
App 20060244542 - Knoll; Ernest ;   et al.
2006-11-02
High-accuracy continuous duty-cycle correction circuit
Grant 7,120,839 - Fayneh , et al. October 10, 2
2006-10-10
Yank detection circuit for self-biased phase locked loops
Grant 7,095,289 - Knoll , et al. August 22, 2
2006-08-22
Startup/yank circuit for self-biased phase-locked loops
App 20050206459 - Knoll, Ernest ;   et al.
2005-09-22
Startup/yank circuit for self-biased phase-locked loops
Grant 6,922,047 - Knoll , et al. July 26, 2
2005-07-26
Method for clock generator lock-time reduction during speedstep transition
Grant 6,914,490 - Fayneh , et al. July 5, 2
2005-07-05
High-performance charge pump for self-biased phase-locked loop
Grant 6,894,569 - Fayneh , et al. May 17, 2
2005-05-17
High-accuracy continuous duty-cycle correction circuit
App 20050044455 - Fayneh, Eyal ;   et al.
2005-02-24
Method for clock generator lock-time reduction during speedstep transition
App 20040251970 - Fayneh, Eyal ;   et al.
2004-12-16
Startup/yank circuit for self-biased phase-locked loops
App 20040239354 - Knoll, Ernest ;   et al.
2004-12-02
Method and apparatus for de-skewing a clock using a first and second phase locked loop and a clock tree
Grant 6,810,486 - Fayneh , et al. October 26, 2
2004-10-26
High-performance charge pump for self-biased phase-locked loop
App 20040124935 - Fayneh, Eyal ;   et al.
2004-07-01
On-chip filter-regulator, such as one for a microprocessor phase locked loop (PLL) supply
Grant 6,661,213 - Fayneh , et al. December 9, 2
2003-12-09
Tracking bin split technique
Grant 6,654,899 - Fayneh , et al. November 25, 2
2003-11-25
Clock distribution phase alignment technique
Grant 6,630,855 - Fayneh , et al. October 7, 2
2003-10-07
Multiple clock domain de-skewing technique
App 20020144171 - Fayneh, Eyal ;   et al.
2002-10-03
Clock distribution phase alignment technique
App 20020140487 - Fayneh, Eyal ;   et al.
2002-10-03
Tracking bin split technique
App 20020144172 - Fayneh, Eyal ;   et al.
2002-10-03
On-chip filter-regulator, such as one for a microprocessor phase locked loop (PLL) supply
App 20020030471 - Fayneh, Eyal ;   et al.
2002-03-14
Third-order self-biased phase-locked loop for low jitter applications
Grant 6,329,882 - Fayneh , et al. December 11, 2
2001-12-11
On-chip filter-regulator for a microprocessor phase locked loop supply
Grant 6,313,615 - Fayneh , et al. November 6, 2
2001-11-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed