loadpatents
name:-0.0078790187835693
name:-0.0067620277404785
name:-0.00040721893310547
Farrahi; Amir H. Patent Filings

Farrahi; Amir H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Farrahi; Amir H..The latest application filed is for "wiring optimizations for power".

Company Profile
0.7.6
  • Farrahi; Amir H. - Peekskill NY
  • Farrahi; Amir H. - San Jose CA
  • Farrahi; Amir H. - Wappingers Falls NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Wiring optimizations for power
Grant 7,469,395 - Cohn , et al. December 23, 2
2008-12-23
Method and apparatus for facilitating cell placement for an integrated circuit design
Grant 7,370,305 - Farrahi , et al. May 6, 2
2008-05-06
Wiring Optimizations For Power
App 20080074147 - Cohn; John M. ;   et al.
2008-03-27
Wiring optimizations for power
Grant 7,346,875 - Cohn , et al. March 18, 2
2008-03-18
Method and apparatus for facilitating cell placement for an integrated circuit design
App 20070186200 - Farrahi; Amir H. ;   et al.
2007-08-09
Clock signal distribution utilizing differential sinusoidal signal pair
Grant 7,135,907 - Bonaccio , et al. November 14, 2
2006-11-14
Clock signal distribution utilizing differential sinusoidal signal pair
Grant 7,071,757 - Bonaccio , et al. July 4, 2
2006-07-04
Clock signal distribution utilizing differential sinusoidal signal pair
App 20060038602 - Bonaccio; Anthony Richard ;   et al.
2006-02-23
Wiring optimizations for power
Grant 6,985,004 - Cohn , et al. January 10, 2
2006-01-10
Method and apparatus for reducing power consumption in VLSI circuit designs
Grant 6,711,719 - Cohn , et al. March 23, 2
2004-03-23
Wiring optimizations for power
App 20030158714 - Cohn, John M. ;   et al.
2003-08-21
Clock signal distribution utilizing differential sinusoidal signal pair
App 20030042962 - Bonaccio, Anthony Richard ;   et al.
2003-03-06
Method and apparatus for reducing power consumption in VLSI circuit designs
App 20030033580 - Cohn, John Maxwell ;   et al.
2003-02-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed