Farley; Martin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Farley; Martin.The latest application filed is for "method for enabling overlapped input/output requests to a logical device from multiple hosts with explicit allegiances".

Company Profile

0.6.4

Farley; Martin - Cupertino CA
Farley; Martin - Wellesley MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for enabling overlapped input/output requests to a logical device from multiple hosts with explicit allegiances Grant 6,990,536 - Vishlitzky , et al. January 24, 2	2006-01-24
Method for enabling overlapped input/output requests to a logical device using assigned and parallel access unit control blocks Grant 6,839,773 - Vishlitzky , et al. January 4, 2	2005-01-04
Method for enabling overlapped input/output requests to a logical device from multiple hosts with explicit allegiances App 20040107302 - Vishlitzky, Natan ; et al.	2004-06-03
Method for enabling overlapped input/output requests to a logical device using assigned and parallel access unit control blocks App 20040088446 - Vishlitzky, Natan ; et al.	2004-05-06
Method for enabling overlapped input/output requests to a logical device from multiple hosts with explicit allegiances Grant 6,665,738 - Vishlitzky , et al. December 16, 2	2003-12-16
Method for enabling overlapped input/output requests to a logical device using assigned and parallel access unit control blocks Grant 6,665,739 - Vishlitzky , et al. December 16, 2	2003-12-16
Data processing system with parallel access to a logical volume on a disk array storage device App 20020069306 - Vishlitzky, Natan ; et al.	2002-06-06
Disk array storage device capable of handling overlapped input-output requests App 20020069304 - Vishlitzky, Natan ; et al.	2002-06-06
Lock mechanism for shared resources having associated data structure stored in common memory include a lock portion and a reserve portion Grant 6,105,085 - Farley August 15, 2	2000-08-15
Device level busy arrangement for mass storage subsystem including a plurality of devices Grant 6,101,588 - Farley August 8, 2	2000-08-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.