Farcy; Alexandre J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Farcy; Alexandre J..The latest application filed is for "rotate instructions that complete execution either without writing or reading flags".

Company Profile

4.23.48

Farcy; Alexandre J. - Hillsboro OR
Farcy; Alexandre J - Hillsboro OR
FARCY; ALEXANDRE J. - Hillsborro OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Rotate Instructions That Complete Execution Either Without Writing Or Reading Flags App 20220107806 - Gopal; Vinodh ; et al.	2022-04-07
Rotate instructions that complete execution either without writing or reading flags Grant 11,106,461 - Gopal , et al. August 31, 2	2021-08-31
Multiplication instruction for which execution completes without writing a carry flag Grant 10,649,774 - Gopal , et al.	2020-05-12
Apparatus and method for transactional memory and lock elision including abort and end instructions to abort or commit speculative execution Grant 10,409,611 - Dixon , et al. Sept	2019-09-10
Apparatus and method for transactional memory and lock elision including an abort instruction to abort speculative execution Grant 10,409,612 - Dixon , et al. Sept	2019-09-10
Rotate Instructions That Complete Execution Either Without Writing Or Reading Flags App 20180321940 - Gopal; Vinodh ; et al.	2018-11-08
Multiplication Instruction For Which Execution Completes Without Writing A Carry Flag App 20180136936 - Gopal; Vinodh ; et al.	2018-05-17
Rotate instructions that complete execution either without writing or reading flags Grant 9,940,130 - Gopal , et al. April 10, 2	2018-04-10
Rotate instructions that complete execution either without writing or reading flags Grant 9,940,131 - Gopal , et al. April 10, 2	2018-04-10
Rotate instructions that complete execution either without writing or reading flags Grant 9,916,160 - Gopal , et al. March 13, 2	2018-03-13
Method, apparatus, and system for speculative abort control mechanisms App 20160246606 - Dixon; Martin G. ; et al.	2016-08-25
Method, Apparatus, And System For Speculative Abort Control Mechanisms App 20160239304 - Dixon; Martin G. ; et al.	2016-08-18
Method, apparatus, and system for speculative abort control mechanisms App 20160210177 - Dixon; Martin G. ; et al.	2016-07-21
Method, apparatus, and system for speculative abort control mechanisms App 20160154648 - Dixon; Martin G. ; et al.	2016-06-02
Enhanced loop streaming detector to drive logic optimization Grant 9,354,875 - Merten , et al. May 31, 2	2016-05-31
Multi-level tracking of in-use state of cache lines Grant 9,348,591 - Kim , et al. May 24, 2	2016-05-24
Method, apparatus, and system for speculative abort control mechanisms App 20160132335 - Dixon; Martin G. ; et al.	2016-05-12
Method, apparatus, and system for speculative abort control mechanisms App 20160132337 - Dixon; Martin G. ; et al.	2016-05-12
Method, apparatus, and system for speculative abort control mechanisms App 20160132336 - Dixon; Martin G. ; et al.	2016-05-12
Method, Apparatus, And System For Speculative Abort Control Mechanisms App 20160132333 - Dixon; Martin G. ; et al.	2016-05-12
Method, apparaturs, and system for speculative abort control mechanisms App 20160132334 - Dixon; Martin G. ; et al.	2016-05-12
Rotate instructions that complete execution without reading carry flag Grant 9,164,762 - Gopal , et al. October 20, 2	2015-10-20
Hiding instruction cache miss latency by running tag lookups ahead of the instruction accesses Grant 9,158,696 - Kim , et al. October 13, 2	2015-10-13
Rotate Instructions That Complete Execution Either Without Writing Or Reading Flags App 20150089199 - Gopal; Vinodh ; et al.	2015-03-26
Rotate Instructions That Complete Execution Either Without Writing Or Reading Flags App 20150089201 - Gopal; Vinodh ; et al.	2015-03-26
Rotate Instructions That Complete Execution Either Without Writing Or Reading Flags App 20150089200 - Gopal; Vinodh ; et al.	2015-03-26
Method, Apparatus, And System For Transactional Speculation Control Instructions App 20150032998 - Rajwar; Ravi ; et al.	2015-01-29
Hiding Instruction Cache Miss Latency By Running Tag Lookups Ahead Of The Instruction Accesses App 20140229677 - Kim; Ilhyun ; et al.	2014-08-14
Processor With Second Jump Execution Unit For Branch Misprediction App 20140195790 - Merten; Matthew C. ; et al.	2014-07-10
Enhanced Loop Streaming Detector To Drive Logic Optimization App 20140189306 - Merten; Matthew C. ; et al.	2014-07-03
Add instructions to add three source operands Grant 8,738,893 - Gopal , et al. May 27, 2	2014-05-27
Method, Apparatus, And System For Speculative Abort Control Mechanisms App 20140059333 - Dixon; Martin G. ; et al.	2014-02-27
Rotate Instructions That Complete Execution Without Reading Carry Flag App 20130311756 - GOPAL; VINODH ; et al.	2013-11-21
Multi-level Tracking Of In-use State Of Cache Lines App 20130275733 - Kim; Ilhyun ; et al.	2013-10-17
Add instructions to add three source operands Grant 8,549,264 - Gopal , et al. October 1, 2	2013-10-01
Add Instructions to Add Three Source Operands App 20130227252 - Gopal; Vinodh ; et al.	2013-08-29
Rotate instructions that complete execution without reading carry flag Grant 8,504,807 - Gopal , et al. August 6, 2	2013-08-06
Forward-pass dead instruction identification and removal at run-time Grant 8,291,196 - Jourdan , et al. October 16, 2	2012-10-16
Rotate instructions that complete execution without reading carry flag App 20110161635 - Gopal; Vinodh ; et al.	2011-06-30
Add Instructions to Add Three Source Operands App 20110153993 - Gopal; Vinodh ; et al.	2011-06-23
Decoupling the number of logical threads from the number of simultaneous physical threads in a processor Grant 7,797,683 - Hammarlund , et al. September 14, 2	2010-09-14
Multilevel scheme for dynamically and statically predicting instruction resource utilization to generate execution cluster partitions Grant 7,562,206 - Sodani , et al. July 14, 2	2009-07-14
Method and apparatus for microarchitecture partitioning of execution clusters Grant 7,475,225 - Jourdan , et al. January 6, 2	2009-01-06
Microarchitecture prediction of execution clusters and inter-cluster communications App 20070157008 - Sodani; Avinash ; et al.	2007-07-05
Method and apparatus for microarchitecture partitioning of execution clusters App 20070157006 - Jourdan; Stephan J. ; et al.	2007-07-05
Forward-pass dead instruction identification App 20070157007 - Jourdan; Stephan J. ; et al.	2007-07-05
Decoupling the number of logical threads from the number of simultaneous physical threads in a processor App 20050193278 - Hammarlund, Per H. ; et al.	2005-09-01
Method and apparatus to control steering of instruction streams App 20050149696 - Hinton, Robert L. ; et al.	2005-07-07
Dynamic online optimizer App 20050149912 - Farcy, Alexandre J. ; et al.	2005-07-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.