loadpatents
name:-0.011487007141113
name:-0.010058164596558
name:-0.0085752010345459
FANG; Shang-Wei Patent Filings

FANG; Shang-Wei

Patent Applications and Registrations

Patent applications and USPTO patent grants for FANG; Shang-Wei.The latest application filed is for "methods of resistance and capacitance reduction to circuit output nodes".

Company Profile
9.10.13
  • FANG; Shang-Wei - Hsinchu City TW
  • FANG; Shang-Wei - Hsinchu TW
  • Fang; Shang-Wei - Hsinchu County TW
  • Fang; Shang-Wei - Yilan County TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Methods Of Resistance And Capacitance Reduction To Circuit Output Nodes
App 20220238515 - LAI; Po-Chia ;   et al.
2022-07-28
Semiconductor Structure With Nanosheets
App 20220130822 - CHIU; Te-Hsin ;   et al.
2022-04-28
Methods of resistance and capacitance reduction to circuit output nodes
Grant 11,309,311 - Lai , et al. April 19, 2
2022-04-19
Hybrid Sheet Layout, Method, System, And Structure
App 20210357565 - FANG; Shang-Wei ;   et al.
2021-11-18
Integrated circuit with mixed row heights
Grant 11,152,348 - Sio , et al. October 19, 2
2021-10-19
Methods Of Resistance And Capacitance Reduction To Circuit Output Nodes
App 20210249407 - LAI; Po-Chia ;   et al.
2021-08-12
Integrated Circuit Device With High Mobility And System Of Forming The Integrated Circuit
App 20210210488 - SIO; KAM-TOU ;   et al.
2021-07-08
Integrated circuit device with high mobility and system of forming the integrated circuit
Grant 10,971,493 - Sio , et al. April 6, 2
2021-04-06
Overlay error and process window metrology
Grant 10,879,135 - Fang , et al. December 29, 2
2020-12-29
Overlay Error And Process Window Metrology
App 20200118893 - FANG; Shang-Wei ;   et al.
2020-04-16
Overlay error and process window metrology
Grant 10,510,623 - Fang , et al. Dec
2019-12-17
Overlay Error And Process Window Metrology
App 20190198403 - FANG; Shang-Wei ;   et al.
2019-06-27
Integrated Circuit Device With High Mobility And System Of Forming The Integrated Circuit
App 20190164962 - SIO; KAM-TOU ;   et al.
2019-05-30
Integrated Circuit With Mixed Row Heights
App 20190164949 - SIO; Kam-Tou ;   et al.
2019-05-30
Flash memory
Grant 8,982,634 - Tsai , et al. March 17, 2
2015-03-17
Flash memory
Grant 8,817,543 - Tsai , et al. August 26, 2
2014-08-26
Flash Memory
App 20140119125 - Tsai; Yu-Hsiung ;   et al.
2014-05-01
Flash Memory
App 20140016414 - Tsai; Yu-Hsiung ;   et al.
2014-01-16
Non-volatile memory device with program current clamp and related method
Grant 8,467,245 - Fang , et al. June 18, 2
2013-06-18
Non-Volatile Memory Device with Program Current Clamp and Related Method
App 20120087192 - Fang; Shang-Wei ;   et al.
2012-04-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed