loadpatents
name:-0.010159969329834
name:-0.0084857940673828
name:-0.00053906440734863
Fan; YungChieh Patent Filings

Fan; YungChieh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Fan; YungChieh.The latest application filed is for "algorithm of cu interconnect dummy inserting".

Company Profile
0.10.9
  • Fan; YungChieh - Shanghai N/A CN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High voltage bipolar transistor with pseudo buried layers
Grant 8,674,480 - Chiu , et al. March 18, 2
2014-03-18
Algorithm of Cu interconnect dummy inserting
Grant 8,645,879 - Fang , et al. February 4, 2
2014-02-04
Algorithm Of Cu Interconnect Dummy Inserting
App 20130227502 - FANG; JINGXUN ;   et al.
2013-08-29
Parasitic vertical PNP bipolar transistor and its fabrication method in BiCMOS process
Grant 8,420,475 - Chiu , et al. April 16, 2
2013-04-16
Parasitic vertical PNP bipolar transistor in BiCMOS process
Grant 8,421,185 - Chiu , et al. April 16, 2
2013-04-16
Manufacturing approach for collector and a buried layer of bipolar transistor
Grant 8,420,495 - Chiu , et al. April 16, 2
2013-04-16
Manufacturing approach for collector and a buried layer of bipolar transistor
Grant 8,222,114 - Chiu , et al. July 17, 2
2012-07-17
Parasitic Vertical PNP Bipolar Transistor And Its Fabrication Method In Bicmos Process
App 20110156143 - CHIU; Tzuyin ;   et al.
2011-06-30
Structure of electrode pick up in LOCOS
App 20110156163 - CHIU; Tzuyin ;   et al.
2011-06-30
Parasitic Vertical PNP Bipolar Transistor in BICMOS Process
App 20110156202 - CHIU; Tzuyin ;   et al.
2011-06-30
Novel Manufacturing Approach for Collector and N Type Buried Layer Of Bipolar Transistor
App 20110159672 - CHIU; Tzuyin ;   et al.
2011-06-30
Electrode Pick Up Structure In Shallow Trench Isolation Process
App 20110156151 - CHIU; Tzuyin ;   et al.
2011-06-30
Novel Manufacturing Approach for Collector and N Type Buried Layer Of Bipolar Transistor
App 20110159659 - CHIU; Tzuyin ;   et al.
2011-06-30
Bipolar Transistor with Pseudo Buried Layers
App 20110147892 - Chiu; Tzuyin ;   et al.
2011-06-23
High Voltage Bipolar Transistor with Pseudo Buried Layers
App 20110140239 - CHIU; Tzuyin ;   et al.
2011-06-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed