Faltermeier; Jonathan E.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Faltermeier; Jonathan E..The latest application filed is for "finfet trench circuit".
- Faltermeier; Jonathan E. - Delanson NY
- Faltermeier, Jonathan E. - LaGrange NY
| Patent | Date |
|---|---|
| Handler wafer removal by use of sacrificial inert layer Grant 9,401,303 - Cheng , et al. July 26, 2 | 2016-07-26 |
| FinFET trench circuit Grant 8,835,250 - Faltermeier , et al. September 16, 2 | 2014-09-16 |
| Finfet Trench Circuit App 20140070294 - Faltermeier; Jonathan E. ; et al. | 2014-03-13 |
| Dram Buried Strap Process With Silicon Carbide App 20050017282 - Dobuzinsky, David M. ; et al. | 2005-01-27 |
| Structure and method of forming bitline contacts for a vertical DRAM array using a line bitline contact mask Grant 6,767,781 - Nesbit , et al. July 27, 2 | 2004-07-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 