loadpatents
name:-0.026977062225342
name:-0.025496006011963
name:-0.017421960830688
Evers; Marius Patent Filings

Evers; Marius

Patent Applications and Registrations

Patent applications and USPTO patent grants for Evers; Marius.The latest application filed is for "processor-guided execution of offloaded instructions using fixed function operations".

Company Profile
16.23.27
  • Evers; Marius - Santa Clara CA
  • Evers; Marius - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Selectively performing ahead branch prediction based on types of branch instructions
Grant 11,416,256 - Evers , et al. August 16, 2
2022-08-16
Processor-guided Execution Of Offloaded Instructions Using Fixed Function Operations
App 20220188117 - KALAMATIANOS; JOHN ;   et al.
2022-06-16
Scheduler queue assignment burst mode
Grant 11,334,384 - Garg , et al. May 17, 2
2022-05-17
Using loop exit prediction to accelerate or suppress loop mode of a processor
Grant 11,256,505 - Annamalai , et al. February 22, 2
2022-02-22
Merged Branch Target Buffer Entries
App 20210373896 - CLOUQUEUR; THOMAS ;   et al.
2021-12-02
Branch target buffer with early return prediction
Grant 11,055,098 - Thyagarajan , et al. July 6, 2
2021-07-06
Tracking stores and loads by bypassing load store units
Grant 11,048,506 - Ramani , et al. June 29, 2
2021-06-29
Using Loop Exit Prediction To Accelerate Or Suppress Loop Mode Of A Processor
App 20210191722 - ANNAMALAI; Arunachalam ;   et al.
2021-06-24
Instruction Cache Prefetch Throttle
App 20210173783 - Thyagarajan; Aparna ;   et al.
2021-06-10
Scheduler Queue Assignment Burst Mode
App 20210173702 - Garg; Alok ;   et al.
2021-06-10
Retaining cache entries of a processor core during a powered-down state
Grant 10,956,332 - Walker , et al. March 23, 2
2021-03-23
Taint protection during speculative execution
Grant 10,956,157 - Kaplan , et al. March 23, 2
2021-03-23
Processor with accelerated lock instruction operation
Grant 10,949,201 - Bingham , et al. March 16, 2
2021-03-16
Retaining Cache Entries Of A Processor Core During A Powered-down State
App 20210056031 - WALKER; William L. ;   et al.
2021-02-25
Selective use of taint protection during speculative execution
Grant 10,929,141 - Kaplan , et al. February 23, 2
2021-02-23
Using loop exit prediction to accelerate or suppress loop mode of a processor
Grant 10,915,322 - Annamalai , et al. February 9, 2
2021-02-09
Selectively Performing Ahead Branch Prediction Based On Types Of Branch Instructions
App 20210034370 - EVERS; Marius ;   et al.
2021-02-04
Low latency synchronization for operation cache and instruction cache fetching and decoding instructions
Grant 10,896,044 - Evers , et al. January 19, 2
2021-01-19
Using return address predictor to speed up control stack return address verification
Grant 10,768,937 - Evers , et al. Sep
2020-09-08
Processor With Accelerated Lock Instruction Operation
App 20200272463 - Bingham; Scott Thomas ;   et al.
2020-08-27
Selectively performing ahead branch prediction based on types of branch instructions
Grant 10,732,979 - Evers , et al.
2020-08-04
Stride prefetching across memory pages
Grant 10,671,535 - Kalamatianos , et al.
2020-06-02
Using Loop Exit Prediction To Accelerate Or Suppress Loop Mode Of A Processor
App 20200089498 - ANNAMALAI; Arunachalam ;   et al.
2020-03-19
Using Return Address Predictor To Speed Up Control Stack Return Address Verification
App 20200034144 - Evers; Marius ;   et al.
2020-01-30
Branch Target Buffer With Early Return Prediction
App 20200034151 - THYAGARAJAN; Aparna ;   et al.
2020-01-30
Low Latency Synchronization For Operation Cache And Instruction Cache Fetching And Decoding Instructions
App 20190391813 - Evers; Marius ;   et al.
2019-12-26
Selectively Performing Ahead Branch Prediction Based On Types Of Branch Instructions
App 20190384612 - EVERS; Marius ;   et al.
2019-12-19
Storing Incidental Branch Predictions To Reduce Latency Of Misprediction Recovery
App 20190369999 - EVERS; Marius ;   et al.
2019-12-05
Tracking Stores And Loads By Bypassing Load Store Units
App 20190310845 - Ramani; Krishnan V. ;   et al.
2019-10-10
Retaining Cache Entries Of A Processor Core During A Powered-down State
App 20190129853 - WALKER; William L. ;   et al.
2019-05-02
Bandwidth increase in branch prediction unit and level 1 instruction cache
Grant 10,127,044 - Williams , et al. November 13, 2
2018-11-13
Method and apparatus for performing a bus lock and translation lookaside buffer invalidation
Grant 9,916,243 - Walker , et al. March 13, 2
2018-03-13
Resource management for northbridge using tokens
Grant 9,697,146 - Williams , et al. July 4, 2
2017-07-04
Variable distance bypass between tag array and data array pipelines in a cache
Grant 9,529,720 - Evers , et al. December 27, 2
2016-12-27
Dynamic evaluation and reconfiguration of a data prefetcher
Grant 9,058,277 - Bade , et al. June 16, 2
2015-06-16
Bandwidth Increase In Branch Prediction Unit And Level 1 Instruction Cache
App 20150121050 - Williams; Douglas ;   et al.
2015-04-30
Method And Apparatus For Performing A Bus Lock And Translation Lookaside Buffer Invalidation
App 20150120976 - Walker; William L. ;   et al.
2015-04-30
Ordering And Bandwidth Improvements For Load And Store Unit And Data Cache
App 20150121046 - Kunjan; Thomas ;   et al.
2015-04-30
Stride Prefetching Across Memory Pages
App 20150026414 - Kalamatianos; John ;   et al.
2015-01-22
Variable Distance Bypass Between Tag Array And Data Array Pipelines In A Cache
App 20140365729 - Evers; Marius ;   et al.
2014-12-11
Resource Management For Northbridge Using Tokens
App 20140189700 - Williams; Douglas R. ;   et al.
2014-07-03
Dynamic Evaluation And Reconfiguration Of A Data Prefetcher
App 20140129780 - Bade; Sharad Dilip ;   et al.
2014-05-08
Prefetch Throttling
App 20140108740 - Rafacz; Todd ;   et al.
2014-04-17
Processing pipeline having stage-specific thread selection and method thereof
Grant 8,086,825 - Shen , et al. December 27, 2
2011-12-27
Token based power control mechanism
Grant 7,818,592 - Meier , et al. October 19, 2
2010-10-19
Branch predictor directed prefetch
Grant 7,702,888 - Evers , et al. April 20, 2
2010-04-20
Processing Pipeline Having Stage-specific Thread Selection And Method Thereof
App 20090172362 - Shen; Gene ;   et al.
2009-07-02
Token based power control mechanism
App 20080263373 - Meier; Stephan ;   et al.
2008-10-23
Branch predictor directed prefetch
App 20080209173 - Evers; Marius ;   et al.
2008-08-28
Method for selecting transistor threshold voltages in an integrated circuit
Grant 7,188,325 - Evers , et al. March 6, 2
2007-03-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed