loadpatents
name:-0.013997077941895
name:-0.013849973678589
name:-0.00044798851013184
Evans; Donald Albert Patent Filings

Evans; Donald Albert

Patent Applications and Registrations

Patent applications and USPTO patent grants for Evans; Donald Albert.The latest application filed is for "memory architecture with alternating segments and multiple bitlines".

Company Profile
0.26.24
  • Evans; Donald Albert - Carroll OH
  • Evans; Donald Albert - Lancaster OH US
  • Evans; Donald Albert - Fairfield County OH
  • Evans; Donald Albert - Allentown PA
  • Evans; Donald Albert - Williston VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Dual rail single-ended read data paths for static random access memories
Grant 9,177,635 - Evans , et al. November 3, 2
2015-11-03
Interleaved Write Assist For Hierarchical Bitline Sram Architectures
App 20150138863 - Roy; Rajiv Kumar ;   et al.
2015-05-21
Memory Architecture With Alternating Segments And Multiple Bitlines
App 20150138864 - Evans; Donald Albert ;   et al.
2015-05-21
Adjusting access times to memory cells based on characterized word-line delay and gate delay
Grant 8,787,099 - Evans , et al. July 22, 2
2014-07-22
Adjusting bit-line discharge time in memory arrays based on characterized word-line delay and gate delay
Grant 8,773,927 - Evans , et al. July 8, 2
2014-07-08
Adjusting Bit-line Discharge Time In Memory Arrays Based On Characterized Word-line Delay And Gate Delay
App 20140071775 - Evans; Donald Albert ;   et al.
2014-03-13
Adjusting Access Times To Memory Cells Based On Characterized Word-line Delay And Gate Delay
App 20130343139 - Evans; Donald Albert ;   et al.
2013-12-26
Memory device with area efficient power gating circuitry
Grant 8,462,562 - Goel , et al. June 11, 2
2013-06-11
Memory Device With Area Efficient Power Gating Circuitry
App 20130128676 - Goel; Ankur ;   et al.
2013-05-23
Memory device with error correction based on automatic logic inversion
Grant 8,365,044 - Dudeck , et al. January 29, 2
2013-01-29
Memory device with phase distribution circuit for controlling relative durations of precharge and active phases
Grant 8,284,622 - Evans , et al. October 9, 2
2012-10-09
Memory Device with Phase Distribution Circuit for Controlling Relative Durations of Precharge and Active Phases
App 20120075946 - Evans; Donald Albert ;   et al.
2012-03-29
Tracking circuit for reducing faults in a memory
Grant 8,125,842 - Dudeck , et al. February 28, 2
2012-02-28
Memory device with reduced buffer current during power-down mode
Grant 7,933,155 - Dudeck , et al. April 26, 2
2011-04-26
Sense amplifier with redundancy
Grant 7,898,887 - Dudeck , et al. March 1, 2
2011-03-01
Memory circuit having reduced power consumption
Grant 7,848,172 - Dudeck , et al. December 7, 2
2010-12-07
Word line driver circuit with reduced leakage
Grant 7,826,301 - Dudeck , et al. November 2, 2
2010-11-02
Tracking Circuit for Reducing Faults in a Memory
App 20100246293 - Dudeck; Dennis E. ;   et al.
2010-09-30
Memory Device with Reduced Buffer Current During Power-Down Mode
App 20100220534 - Dudeck; Dennis E. ;   et al.
2010-09-02
Word Line Driver Circuit with Reduced Leakage
App 20100165778 - Dudeck; Dennis E. ;   et al.
2010-07-01
Sense Amplifier with Redundancy
App 20100157707 - Dudeck; Dennis E. ;   et al.
2010-06-24
Memory Circuit Having Reduced Power Consumption
App 20100128549 - Dudeck; Dennis E. ;   et al.
2010-05-27
Reduced leakage driver circuit and memory device employing same
Grant 7,633,830 - Evans , et al. December 15, 2
2009-12-15
Memory cell for content-addressable memory
Grant 7,558,095 - Dudeck , et al. July 7, 2
2009-07-07
Dual-port memory
Grant 7,551,512 - Evans , et al. June 23, 2
2009-06-23
Reduced Leakage Driver Circuit and Memory Device Employing Same
App 20090141580 - Evans; Donald Albert ;   et al.
2009-06-04
Dual-Port Memory
App 20090034356 - Evans; Donald Albert ;   et al.
2009-02-05
Method and apparatus for reducing leakage current in a read only memory device using shortened precharge phase
Grant 7,460,424 - Dudeck , et al. December 2, 2
2008-12-02
Memory Cell for Content-Addressable Memory
App 20080273361 - Dudeck; Dennis E. ;   et al.
2008-11-06
Memory Device with Error Correction Based on Automatic Logic Inversion
App 20080263385 - Dudeck; Dennis E. ;   et al.
2008-10-23
Accelerated single-ended sensing for a memory circuit
Grant 7,433,254 - Dudeck , et al. October 7, 2
2008-10-07
Accelerated searching for content-addressable memory
Grant 7,391,633 - Dudeck , et al. June 24, 2
2008-06-24
Accelerated Searching for Content-Addressable Memory
App 20080025119 - Dudeck; Dennis E. ;   et al.
2008-01-31
Accelerated Single-Ended Sensing for a Memory Circuit
App 20080025103 - Dudeck; Dennis E. ;   et al.
2008-01-31
Method And Apparatus For Reducing Leakage Current In A Read Only Memory Device Using Shortened Precharge Phase
App 20070103959 - Dudeck; Dennis E. ;   et al.
2007-05-10
Method and apparatus for reducing leakage current in a read only memory device using shortened precharge phase
Grant 7,177,212 - Dudeck , et al. February 13, 2
2007-02-13
Method and apparatus for reducing leakage current in a read only memory device using transistor bias
Grant 7,085,149 - Dudeck , et al. August 1, 2
2006-08-01
Method and apparatus for reducing leakage current in a read only memory device using pre-charged sub-arrays
Grant 7,042,779 - Dudeck , et al. May 9, 2
2006-05-09
Method and apparatus for reducing leakage current in a read only memory device using shortened precharge phase
App 20050162951 - Dudeck, Dennis E. ;   et al.
2005-07-28
Method and apparatus for reducing leakage current in a read only memory device using pre-charged sub-arrays
App 20050162952 - Dudeck, Dennis E. ;   et al.
2005-07-28
Method and apparatus for reducing leakage current in a read only memory device using transistor bias
App 20050162941 - Dudeck, Dennis E. ;   et al.
2005-07-28
Method and apparatus for protecting circuits subjected to high voltage
Grant 5,929,667 - Abadeer , et al. July 27, 1
1999-07-27
Receiver input voltage protection circuit
Grant 5,815,354 - Braceras , et al. September 29, 1
1998-09-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed