Eun; Dongseog

Patent Applications and Registrations

Patent applications and USPTO patent grants for Eun; Dongseog.The latest application filed is for "vertical non-volatile memory devices having a multi-stack structure with enhanced photolithographic alignment characteristics".

Company Profile

4.9.16

Eun; Dongseog - Seongnam-si KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Vertical Non-volatile Memory Devices Having A Multi-stack Structure With Enhanced Photolithographic Alignment Characteristics App 20220199626 - Chung; Giyong ; et al.	2022-06-23
Semiconductor Chip And Semiconductor Device Including The Same App 20220123014 - KIM; Kangmin ; et al.	2022-04-21
Semiconductor Devices And Data Storage Systems Including The Same App 20220123001 - KIM; Kangmin ; et al.	2022-04-21
Semiconductor Devices App 20220037347 - Jung; Kwangyoung ; et al.	2022-02-03
Integrated Circuit Device Including Vertical Memory Device App 20210375905 - HWANG; Changsun ; et al.	2021-12-02
Semiconductor devices Grant 11,177,282 - Jung , et al. November 16, 2	2021-11-16
Semiconductor Memory Devices Having Stacked Structures Therein That Support High Integration App 20210242235 - Lee; Sangjae ; et al.	2021-08-05
Three dimensional semiconductor memory devices Grant 10,971,518 - Park , et al. April 6, 2	2021-04-06
Semiconductor Devices App 20200335520 - Jung; Kwangyoung ; et al.	2020-10-22
Semiconductor devices Grant 10,741,574 - Jung , et al. A	2020-08-11
Three Dimensional Semiconductor Memory Devices App 20200105786 - Park; Jibong ; et al.	2020-04-02
Three-dimensional semiconductor devices Grant 9,812,526 - Shin , et al. November 7, 2	2017-11-07
Three-dimensional Semiconductor Devices App 20170110543 - SHIN; KYUNG-JUN ; et al.	2017-04-20
Nonvolatile memory device and an erasing method thereof Grant 9,558,834 - Choe , et al. January 31, 2	2017-01-31
Methods of forming a stack of electrodes and three-dimensional semiconductor devices fabricated thereby Grant 9,449,870 - Eun , et al. September 20, 2	2016-09-20
Nonvolatile Memory Device And An Erasing Method Thereof App 20160133330 - CHOE; BYEONG-IN ; et al.	2016-05-12
Methods Of Forming A Stack Of Electrodes And Three-dimensional Semiconductor Devices Fabricated Thereby App 20160099170 - EUN; Dongseog ; et al.	2016-04-07
Methods of forming a stack of electrodes and three-dimensional semiconductor devices fabricated thereby Grant 9,230,904 - Eun , et al. January 5, 2	2016-01-05
Methods Of Forming A Stack Of Electrodes And Three-dimensional Semiconductor Devices Fabricated Thereby App 20140054787 - EUN; Dongseog ; et al.	2014-02-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.