loadpatents
name:-0.014759063720703
name:-0.00061202049255371
name:-0.00082707405090332
Essick; Raymond B. IV Patent Filings

Essick; Raymond B. IV

Patent Applications and Registrations

Patent applications and USPTO patent grants for Essick; Raymond B. IV.The latest application filed is for "memory address generation with non-harmonic indexing".

Company Profile
0.0.12
  • Essick; Raymond B. IV - Glen Ellyn IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory address generation with non-harmonic indexing
App 20070083729 - Moat; Kent D. ;   et al.
2007-04-12
Queuing cache for vectors with elements in predictable order
App 20060112229 - Moat; Kent D. ;   et al.
2006-05-25
Data processing system using multiple addressing modes for SIMD operations and method thereof
App 20050055535 - Moyer, William C. ;   et al.
2005-03-10
Bus filter for memory address translation
App 20050050297 - Essick, Raymond B. IV ;   et al.
2005-03-03
Method and apparatus for elimination of prolog and epilog instructions in a vector processor
App 20040128473 - May, Philip E. ;   et al.
2004-07-01
Streaming Vector Processor With Reconfigurable Interconnection Switch
App 20040003206 - May, Philip E. ;   et al.
2004-01-01
Memory interface with fractional addressing
App 20040003199 - May, Philip E. ;   et al.
2004-01-01
Method of programming linear graphs for streaming vector computation
App 20040003376 - May, Philip E. ;   et al.
2004-01-01
Scheduler for streaming vector processor
App 20040003220 - May, Philip E. ;   et al.
2004-01-01
Interconnection device with integrated storage
App 20040003200 - May, Philip E. ;   et al.
2004-01-01
Structure and method for fabricating semiconductor structures having memory systems with pre-computation units, utilizing the formation of a compliant substrate
App 20030034502 - Pandya, Mihir A. ;   et al.
2003-02-20
Structure and method for fabricating semiconductor structures having instruction decoders and dispatchers formed of monocrystaline compound semiconductor material
App 20030034503 - Essick, Raymond B. IV ;   et al.
2003-02-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed