loadpatents
name:-0.008962869644165
name:-0.00043392181396484
name:-0.00037503242492676
Escalera, Nestor Javier Patent Filings

Escalera, Nestor Javier

Patent Applications and Registrations

Patent applications and USPTO patent grants for Escalera, Nestor Javier.The latest application filed is for "structure and method for fabricating semiconductor structure and linearized monolithic power amplifier utilizing the formation of a compliant substrate for materials used to form the same".

Company Profile
0.0.7
  • Escalera, Nestor Javier - Gilbert AZ
  • Escalera, Nestor Javier - Gibert AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Structure and method for fabricating semiconductor capacitor structures utilizing the formation of a compliant structure
App 20030020107 - Bosco, Bruce Allen ;   et al.
2003-01-30
Structure and method for fabricating semiconductor structure and linearized monolithic power amplifier utilizing the formation of a compliant substrate for materials used to form the same
App 20030022466 - Escalera, Nestor Javier ;   et al.
2003-01-30
Semiconductor structure for monolithic switch matrix and method of manufacturing
App 20030020121 - Rockwell, Stephen Kent ;   et al.
2003-01-30
Structure and method for optimizing transmission media through dielectric layering and doping in semiconductor structures and devices utilizing the formation of a compliant substrate
App 20030020069 - Holmes, John E. ;   et al.
2003-01-30
Structure and method for fabricating semiconductor inductor and balun structures utilizing the formation of a compliant substrate
App 20030020137 - Bosco, Bruce Allen ;   et al.
2003-01-30
Structure and method for fabricating semiconductor structures, devices, and packaging utilizing the formation of a compliant substrates for materials used to form the same
App 20030015709 - Emrick, Rudy M. ;   et al.
2003-01-23
Integrated radio frequency , optical, photonic, analog and digital functions in a semiconductor structure and method for fabricating semiconductor structure utilizing the formation of a compliant substrate for materials used to form the same
App 20030015707 - Bosco, Bruce Allen ;   et al.
2003-01-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed