loadpatents
name:-0.0008540153503418
name:-0.015491962432861
name:-0.00046300888061523
Englin; Donald C. Patent Filings

Englin; Donald C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Englin; Donald C..The latest application filed is for "cache apparatus and method for accesses lacking locality".

Company Profile
0.13.0
  • Englin; Donald C. - Shoreview MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Cache with integrated capability to write out entire cache
Grant 7,356,647 - Andrighetti , et al. April 8, 2
2008-04-08
Cache apparatus and method for accesses lacking locality
Grant 7,356,650 - Englin , et al. April 8, 2
2008-04-08
System and method for increasing cache hit detection performance
Grant 7,120,836 - Englin , et al. October 10, 2
2006-10-10
System and method for maintaining memory coherency within a multi-processor data processing system
Grant 7,065,614 - Vartti , et al. June 20, 2
2006-06-20
Data pre-fetch system and method for a cache memory
Grant 6,993,630 - Williams , et al. January 31, 2
2006-01-31
Cache flush system and method
Grant 6,976,128 - Williams , et al. December 13, 2
2005-12-13
Method for avoiding delays during snoop requests
Grant 6,928,517 - Englin , et al. August 9, 2
2005-08-09
Method and apparatus for parallel store-in second level caching
Grant 6,868,482 - Mackenthun , et al. March 15, 2
2005-03-15
Method for managing flushes with the cache
Grant 6,857,049 - Englin , et al. February 15, 2
2005-02-15
Split control for IP read and write cache misses
Grant 6,799,249 - Englin , et al. September 28, 2
2004-09-28
Method of and apparatus for store-in second level cache flush
Grant 6,122,711 - Mackenthun , et al. September 19, 2
2000-09-19
Selectable two-way, four-way double cache interleave scheme
Grant 5,946,710 - Bauman , et al. August 31, 1
1999-08-31
Multi-processor data processing system with multiple second level caches mapable to all of addressable memory
Grant 5,875,462 - Bauman , et al. February 23, 1
1999-02-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed