loadpatents
name:-0.060838937759399
name:-0.042987823486328
name:-0.018982887268066
England; Luke G. Patent Filings

England; Luke G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for England; Luke G..The latest application filed is for "stacked semiconductor die assemblies with multiple thermal paths and associated systems and methods".

Company Profile
10.25.29
  • England; Luke G. - Saratoga Springs NY
  • England; Luke G. - Urbandale IA
  • England; Luke G. - Boise ID
  • England; Luke G. - Tervuren BE
  • England; Luke G. - Portland ME
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
3D IC package with RDL interposer and related method
Grant 11,037,906 - England June 15, 2
2021-06-15
Stacked Semiconductor Die Assemblies With Multiple Thermal Paths And Associated Systems And Methods
App 20200350224 - Groothuis; Steven K. ;   et al.
2020-11-05
Stacked semiconductor die assemblies with multiple thermal paths and associated systems and methods
Grant 10,741,468 - Groothuis , et al. A
2020-08-11
Methods for forming interconnect assemblies with probed bond pads
Grant 10,741,460 - Fay , et al. A
2020-08-11
3d Ic Package With Rdl Interposer And Related Method
App 20190304954 - England; Luke G.
2019-10-03
3D IC package with RDL interposer and related method
Grant 10,388,631 - England A
2019-08-20
3d Ic Package With Rdl Interposer And Related Method
App 20190237430 - England; Luke G.
2019-08-01
Methods of forming integrated circuit package with thermally conductive pillar
Grant 10,283,487 - England , et al.
2019-05-07
Stacked Semiconductor Die Assemblies With Multiple Thermal Paths And Associated Systems And Methods
App 20190122950 - Groothuis; Steven K. ;   et al.
2019-04-25
Interconnect structure with adhesive dielectric layer and methods of forming same
Grant 10,224,286 - England , et al.
2019-03-05
Methods For Forming Interconnect Assemblies With Probed Bond Pads
App 20190051569 - Fay; Owen R. ;   et al.
2019-02-14
Stacked semiconductor die assemblies with multiple thermal paths and associated systems and methods
Grant 10,170,389 - Groothuis , et al. J
2019-01-01
Vertically stacked wafers and methods of forming same
Grant 10,163,864 - England Dec
2018-12-25
Methods for forming interconnect assemblies with probed bond pads
Grant 10,134,647 - Fay , et al. November 20, 2
2018-11-20
Integrated Circuit Package With Thermally Conductive Pillar
App 20180233488 - England; Luke G. ;   et al.
2018-08-16
Integrated circuit package with thermally conductive pillar
Grant 9,865,570 - England , et al. January 9, 2
2018-01-09
Latency compensation network using timing slack sensors
Grant 9,716,487 - Kannan , et al. July 25, 2
2017-07-25
Methods For Forming Interconnect Assemblies With Probed Bond Pads
App 20170207139 - Fay; Owen R. ;   et al.
2017-07-20
Methods of fabricating semiconductor die assemblies
Grant 9,711,494 - England , et al. July 18, 2
2017-07-18
Interconnect assemblies with probed bond pads
Grant 9,646,899 - Fay , et al. May 9, 2
2017-05-09
Semiconductor Devices And Packages Including Conductive Underfill Material And Related Methods
App 20160351530 - Gandhi; Jaspreet S. ;   et al.
2016-12-01
Semiconductor die assemblies and semiconductor devices including same
Grant 9,379,091 - England , et al. June 28, 2
2016-06-28
Stacked Semiconductor Die Assemblies With Multiple Thermal Paths And Associated Systems And Methods
App 20150348956 - Groothuis; Steven K. ;   et al.
2015-12-03
Stacked semiconductor die assemblies with multiple thermal paths and associated systems and methods
Grant 9,153,520 - Groothuis , et al. October 6, 2
2015-10-06
Pillar on pad interconnect structures, semiconductor devices including same and related methods
Grant 9,129,869 - Fay , et al. September 8, 2
2015-09-08
Methods Of Fabricating Semiconductor Die Assemblies
App 20150132869 - England; Luke G. ;   et al.
2015-05-14
Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication
Grant 8,937,309 - England , et al. January 20, 2
2015-01-20
Semiconductor Die Assemblies And Semiconductor Devices Including Same
App 20140353815 - England; Luke G. ;   et al.
2014-12-04
Semiconductor Devices And Packages Including Conductive Underfill Material And Related Methods
App 20140291834 - Gandhi; Jaspreet S. ;   et al.
2014-10-02
Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication
Grant 8,828,798 - England , et al. September 9, 2
2014-09-09
Pillar On Pad Interconnect Structures, Semiconductor Devices Including Same And Related Methods
App 20140167259 - Fay; Owen R. ;   et al.
2014-06-19
Interconnect Assemblies With Probed Bond Pads
App 20140070832 - Fay; Owen R. ;   et al.
2014-03-13
Pillar on pad interconnect structures, semiconductor dice and die assemblies including such interconnect structures, and related methods
Grant 8,659,153 - Fay , et al. February 25, 2
2014-02-25
Pillar On Pad Interconnect Structures, Semiconductor Dice And Die Assemblies Including Such Interconnect Structures, And Related Methods
App 20140015124 - Fay; Owen R. ;   et al.
2014-01-16
Semiconductor Die Assemblies, Semiconductor Devices Including Same, And Methods Of Fabrication
App 20140017823 - England; Luke G. ;   et al.
2014-01-16
Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication
Grant 8,552,567 - England , et al. October 8, 2
2013-10-08
Stacked Semiconductor Die Assemblies With Multiple Thermal Paths And Associated Systems And Methods
App 20130119528 - Groothuis; Steven K. ;   et al.
2013-05-16
Methods of Forming Through-Substrate Vias
App 20130075268 - England; Luke G.
2013-03-28
Semiconductor Die Assemblies, Semiconductor Devices Including Same, And Methods Of Fabrication
App 20130037802 - England; Luke G. ;   et al.
2013-02-14
Semiconductor Die Assemblies, Semiconductor Devices Including Same, And Methods Of Fabrication
App 20130026643 - England; Luke G. ;   et al.
2013-01-31
Electromagnetic Interference Shield Structures For Semiconductor Components
App 20090243012 - Vanam; Kiran Kumar ;   et al.
2009-10-01
Integrated Conductive Shield For Microelectronic Device Assemblies And Associated Methods
App 20090243051 - Vanam; Kiran Kumar ;   et al.
2009-10-01
Packaging With A Connection Structure
App 20090032925 - England; Luke G.
2009-02-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed