loadpatents
name:-0.026155948638916
name:-0.029203176498413
name:-0.0019209384918213
Emma; Philip George Patent Filings

Emma; Philip George

Patent Applications and Registrations

Patent applications and USPTO patent grants for Emma; Philip George.The latest application filed is for "method and system for providing an improved store-in cache".

Company Profile
0.27.17
  • Emma; Philip George - Danbury CT US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and system for providing an improved store-in cache
Grant 8,826,095 - Emma , et al. September 2, 2
2014-09-02
Three-dimensional cascaded power distribution in a semiconductor device
Grant 8,053,819 - Bernstein , et al. November 8, 2
2011-11-08
Dynamic memory architecture employing passive expiration of data
Grant 8,020,073 - Emma , et al. September 13, 2
2011-09-13
Method for achieving very high bandwidth between the levels of a cache hierarchy in 3-dimensional structures, and a 3-dimensional structure resulting therefrom
Grant 7,986,543 - Emma July 26, 2
2011-07-26
Method And System For Providing An Improved Store-in Cache
App 20110161780 - Emma; Philip George ;   et al.
2011-06-30
Method and structure for asynchronous skip-ahead in synchronous pipelines
Grant 7,945,765 - Emma , et al. May 17, 2
2011-05-17
Method and system for providing an improved store-in cache
Grant 7,941,728 - Emma , et al. May 10, 2
2011-05-10
Structure comprising 3-dimensional integrated circuit architecture, circuit structure, and instructions for fabrication thereof
Grant 7,684,224 - Bernstein , et al. March 23, 2
2010-03-23
Context look ahead storage structures
Grant 7,657,726 - Emma , et al. February 2, 2
2010-02-02
Method for achieving very high bandwidth between the levels of a cache hierarchy in 3-dimensional structures, and a 3-dimensional structure resulting therefrom
Grant 7,616,470 - Emma November 10, 2
2009-11-10
Method And Structure For Asynchronous Skip-ahead In Synchronous Pipelines
App 20090198970 - Emma; Philip George ;   et al.
2009-08-06
Dynamic Memory Architecture Employing Passive Expiration Of Data
App 20090019341 - Emma; Philip George ;   et al.
2009-01-15
Reliability Morph For A Dual-core Transaction-processing System
App 20080229134 - Bose; Pradip ;   et al.
2008-09-18
Method And System For Providing An Improved Store-in Cache
App 20080222358 - Emma; Philip George ;   et al.
2008-09-11
Apparatus And Method For Filtering Unused Sub-blocks In Cache Memories
App 20080215816 - Emma; Philip George ;   et al.
2008-09-04
Three-Dimensional Cascaded Power Distribution in a Semiconductor Device
App 20080203445 - Bernstein; Kerry ;   et al.
2008-08-28
Three-dimensional cascaded power distribution in a semiconductor device
Grant 7,402,854 - Bernstein , et al. July 22, 2
2008-07-22
Three-dimensional Architecture For Self-checking And Self-repairing Integrated Circuits
App 20080165521 - BERNSTEIN; KERRY ;   et al.
2008-07-10
Apparatus and method for filtering unused sub-blocks in cache memories
Grant 7,380,047 - Emma , et al. May 27, 2
2008-05-27
Context look ahead storage structures
Grant 7,337,271 - Emma , et al. February 26, 2
2008-02-26
Context Look Ahead Storage Structures
App 20080046703 - Emma; Philip George ;   et al.
2008-02-21
Three-dimensional cascaded power distribution in a semiconductor device
App 20080023731 - Bernstein; Kerry ;   et al.
2008-01-31
Method for achieving very high bandwidth between the levels of a cache hierarchy in 3-Dimensional structures, and a 3-dimensional structure resulting therefrom
App 20070294479 - Emma; Philip George
2007-12-20
Structure Comprising 3-dimensional Integrated Circuit Architecture, Circuit Structure, And Instructions For Fabrication Thereof
App 20070283298 - Bernstein; Kerry ;   et al.
2007-12-06
Dynamic memory architecture employing passive expiration of data
Grant 7,290,203 - Emma , et al. October 30, 2
2007-10-30
Method and apparatus for superimposing differential signals onto a set of binary signals to increase the information-carrying capacity of the original set of signals
Grant 7,158,604 - Emma , et al. January 2, 2
2007-01-02
Dynamic memory architecture employing passive expiration of data
App 20060107090 - Emma; Philip George ;   et al.
2006-05-18
Apparatus and method for filtering unused sub-blocks in cache memories
App 20060069843 - Emma; Philip George ;   et al.
2006-03-30
Method and structure for short range leakage control in pipelined circuits
Grant 6,946,869 - Jacobson , et al. September 20, 2
2005-09-20
Context look ahead storage structures
App 20050120193 - Emma, Philip George ;   et al.
2005-06-02
Method and structure for short range leakage control in pipelined circuits
App 20050083081 - Jacobson, Hans M. ;   et al.
2005-04-21
Cache memory system for selectively storing directory information for a higher level cache in portions of a lower level cache
Grant 6,763,432 - Charney , et al. July 13, 2
2004-07-13
Restore tracking system for DRAM
Grant 6,389,505 - Emma , et al. May 14, 2
2002-05-14
Merged logic and memory combining thin film and bulk Si transistors
App 20010028059 - Emma, Philip George ;   et al.
2001-10-11
Decoupling capacitor structure distributed above an integrated circuit and method for making same
Grant 6,285,050 - Emma , et al. September 4, 2
2001-09-04
Merged logic and memory combining thin film and bulk Si transistors
Grant 6,271,542 - Emma , et al. August 7, 2
2001-08-07
Portable computing device having a display movable thereabout
Grant 6,262,885 - Emma , et al. July 17, 2
2001-07-17
Bidirectional data transfer path having increased bandwidth
Grant 6,242,950 - Bozso , et al. June 5, 2
2001-06-05
Clock skew minimization and method for integrated circuits
Grant 6,040,203 - Bozso , et al. March 21, 2
2000-03-21
Method and apparatus for transposing differential signals onto a set of binary signals to increase the information-carrying capacity of the original set of signals
Grant 6,038,260 - Emma , et al. March 14, 2
2000-03-14
Method for reducing power consumption in a set associative cache memory system
Grant 6,021,461 - Dhong , et al. February 1, 2
2000-02-01
Clock skew minimization system and method for integrated circuits
Grant 5,760,478 - Bozso , et al. June 2, 1
1998-06-02
Recovery unit for mirrored processors
Grant 5,692,121 - Bozso , et al. November 25, 1
1997-11-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed