Emer; Joel

Patent Applications and Registrations

Patent applications and USPTO patent grants for Emer; Joel.The latest application filed is for "efficient neural network accelerator dataflows".

Company Profile

2.11.14

Emer; Joel - Acton MA
Emer; Joel - Hudson MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Efficient Neural Network Accelerator Dataflows App 20220076110 - Shao; Yakun ; et al.	2022-03-10
Efficient neural network accelerator dataflows Grant 11,270,197 - Shao , et al. March 8, 2	2022-03-08
Efficient Neural Network Accelerator Dataflows App 20200293867 - Shao; Yakun ; et al.	2020-09-17
Deep Neural Network Accelerator With Fine-grained Parallelism Discovery App 20190370645 - Lee; Ching-En ; et al.	2019-12-05
Hardware apparatuses and methods to control cache line coherence Grant 9,740,617 - Sury , et al. August 22, 2	2017-08-22
Hardware Apparatuses And Methods To Control Cache Line Coherence App 20160179674 - Sury; Samantika ; et al.	2016-06-23
Processor scheduling with thread performance estimation on cores of different types Grant 9,286,128 - Jaleel , et al. March 15, 2	2016-03-15
Processor Scheduling With Thread Performance Estimation On Core Of Different Type App 20140282565 - JALEEL; AAMER ; et al.	2014-09-18
Method For Determining Instruction Order Using Triggers App 20140201506 - Parashar; Angshuman ; et al.	2014-07-17
Technique for controlling computing resources Grant 8,769,201 - Hasenplaugh , et al. July 1, 2	2014-07-01
Implementing vector memory operations Grant 8,707,012 - Espasa , et al. April 22, 2	2014-04-22
Implementing Vector Memory Operations App 20130036268 - Espasa; Roger ; et al.	2013-02-07
Implementing vector memory operations Grant 8,316,216 - Espasa , et al. November 20, 2	2012-11-20
Technique for controlling computing resources App 20100138609 - Hasenplaugh; William ; et al.	2010-06-03
Implementing Vector Memory Operations App 20100042779 - Espasa; Roger ; et al.	2010-02-18
Implementing vector memory operations Grant 7,627,735 - Espasa , et al. December 1, 2	2009-12-01
Apparatus and method for partitioning a shared cache of a chip multi-processor Grant 7,558,920 - Mattina , et al. July 7, 2	2009-07-07
Implementing vector memory operations App 20070094477 - Espasa; Roger ; et al.	2007-04-26
Apparatus and method for partitioning a shared cache of a chip multi-processor App 20060004963 - Mattina; Matthew ; et al.	2006-01-05
Trainable apparatus for predicting instruction outcomes in pipelined processors Grant 5,758,142 - McFarling , et al. May 26, 1	1998-05-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.