Emberling; Brian

Patent Applications and Registrations

Patent applications and USPTO patent grants for Emberling; Brian.The latest application filed is for "general purpose register hierarchy system and method".

Company Profile

3.12.13

Emberling; Brian - Santa Clara CA
Emberling; Brian - Palo Alto CA
Emberling; Brian - Sunnyvale CA
Emberling; Brian - San Mateo CA
Emberling; Brian - San Francisco CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Exception handler for sampling draw dispatch identifiers Grant 11,386,518 - Mantor , et al. July 12, 2	2022-07-12
General Purpose Register Hierarchy System And Method App 20220197649 - Balasundaram; Prasanna ; et al.	2022-06-23
Software-based Instruction Scoreboard For Arithmetic Logic Units App 20220188120 - EMBERLING; Brian	2022-06-16
Dual Vector Arithmetic Logic Unit App 20220188076 - He; Bin ; et al.	2022-06-16
Selective prefetching in multithreaded processing units Grant 11,226,819 - Emberling , et al. January 18, 2	2022-01-18
Exception Handler For Sampling Draw Dispatch Identifiers App 20210090205 - MANTOR; Michael ; et al.	2021-03-25
Software-controlled Variable Wavefront Size Execution At Gpu App 20190278605 - EMBERLING; Brian ; et al.	2019-09-12
Selective Prefetching In Multithreaded Processing Units App 20190155604 - EMBERLING; Brian ; et al.	2019-05-23
SIMD processing lanes storing input pixel operand data in local register file for thread execution of image processing operations Grant 10,140,123 - Mantor , et al. Nov	2018-11-27
Simd Processing Unit With Local Data Share And Access To A Global Data Share Of A Gpu App 20170212757 - Mantor; Michael J. ; et al.	2017-07-27
Interlocked increment memory allocation and access Grant 9,529,632 - Mantor , et al. December 27, 2	2016-12-27
Dynamic control of SIMDs Grant 9,311,102 - Shah , et al. April 12, 2	2016-04-12
Efficient state transition among multiple programs on multi-threaded processors by executing cache priming program Grant 9,015,720 - Brown , et al. April 21, 2	2015-04-21
System and method for synchronizing threads using shared memory having different buffer portions for local and remote cores in a multi-processor system Grant 8,832,712 - Houston , et al. September 9, 2	2014-09-09
DYNAMIC CONTROL OF SIMDs App 20120013627 - Shah; Tushar K. ; et al.	2012-01-19
Thread Synchronization App 20110173629 - HOUSTON; Michael ; et al.	2011-07-14
Interlocked Increment Memory Allocation and Access App 20110055511 - MANTOR; Michael ; et al.	2011-03-03
Local and Global Data Share App 20090300621 - MANTOR; Michael J. ; et al.	2009-12-03
Multiple Programs for Efficient State Transitions on Multi-Threaded Processors App 20090276777 - Brown; Andrew ; et al.	2009-11-05
Thread sequencing for multi-threaded processor with instruction cache App 20090037918 - Brown; Andrew ; et al.	2009-02-05
Efficient method for storing texture maps in multi-bank memory Grant 6,246,422 - Emberling , et al. June 12, 2	2001-06-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.